{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:44Z","timestamp":1750221284152,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,15]],"date-time":"2017-10-15T00:00:00Z","timestamp":1508025600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,15]]},"DOI":"10.1145\/3125501.3125515","type":"proceedings-article","created":{"date-parts":[[2017,10,16]],"date-time":"2017-10-16T12:37:48Z","timestamp":1508157468000},"page":"1-2","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Efficient pulsed-latch implementation for multiport register files"],"prefix":"10.1145","author":[{"given":"Wael M.","family":"Elsharkasy","sequence":"first","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hasan Erdem","family":"Yantir","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amin","family":"Khajeh","sequence":"additional","affiliation":[{"name":"Broadcom Limited"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed M.","family":"Eltawil","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fadi J.","family":"Kurdahi","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,15]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"S. Bernard M. Belleville J. Legat A. Valentian and D. Bol. 2016. Ultra-wide voltage range pulse-triggered flip-flops and register file with tunable energy-delay target in 28 nm UTBB-FDSOI. Microelectronics Journal 57 (2016).  S. Bernard M. Belleville J. Legat A. Valentian and D. Bol. 2016. Ultra-wide voltage range pulse-triggered flip-flops and register file with tunable energy-delay target in 28 nm UTBB-FDSOI. Microelectronics Journal 57 (2016).","DOI":"10.1016\/j.mejo.2016.10.002"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2680433"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746308"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"P. Meinerzhagen etal 2011. Benchmarking of Standard-Cell Based Memories in the Sub-VT Domain in 65-nm CMOS Technology. IEEE Journal on Emerging and Selected Topics in Circuits and Systems (2011).  P. Meinerzhagen et al. 2011. Benchmarking of Standard-Cell Based Memories in the Sub-V T Domain in 65-nm CMOS Technology. IEEE Journal on Emerging and Selected Topics in Circuits and Systems (2011).","DOI":"10.1109\/JETCAS.2011.2162159"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Hubert Kaeslin. 2007. Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication. Cambridge University Press Cambridge.  Hubert Kaeslin. 2007. Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication. Cambridge University Press Cambridge.","DOI":"10.1017\/CBO9780511805172"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548579"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859627"},{"key":"e_1_3_2_1_8_1","unstructured":"N.H.E. Weste and D.M. Harris. 2011. CMOS VLSI Design: A Circuits and Systems Perspective. Addison Wesley.  N.H.E. Weste and D.M. Harris. 2011. CMOS VLSI Design: A Circuits and Systems Perspective. Addison Wesley."}],"event":{"name":"ESWEEK'17: THIRTEENTH EMBEDDED SYSTEM WEEK","acronym":"ESWEEK'17","location":"Seoul Republic of Korea"},"container-title":["Proceedings of the 2017 International Conference on Compilers, Architectures and Synthesis for Embedded Systems Companion"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3125501.3125515","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3125501.3125515","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:23Z","timestamp":1750212683000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3125501.3125515"}},"subtitle":["work-in-progress"],"short-title":[],"issued":{"date-parts":[[2017,10,15]]},"references-count":8,"alternative-id":["10.1145\/3125501.3125515","10.1145\/3125501"],"URL":"https:\/\/doi.org\/10.1145\/3125501.3125515","relation":{},"subject":[],"published":{"date-parts":[[2017,10,15]]},"assertion":[{"value":"2017-10-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}