{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,3]],"date-time":"2025-08-03T23:04:02Z","timestamp":1754262242076,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,15]],"date-time":"2017-10-15T00:00:00Z","timestamp":1508025600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Union"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,15]]},"DOI":"10.1145\/3125501.3125525","type":"proceedings-article","created":{"date-parts":[[2017,10,16]],"date-time":"2017-10-16T12:37:48Z","timestamp":1508157468000},"page":"1-2","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Quality-configurable memory hierarchy through approximation"],"prefix":"10.1145","author":[{"given":"Majid","family":"Shoushtari","sequence":"first","affiliation":[{"name":"University of California"}]},{"given":"Amir M.","family":"Rahmani","sequence":"additional","affiliation":[{"name":"TU Wien, Vienna, Austria and University of California"}]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[{"name":"University of California"}]}],"member":"320","published-online":{"date-parts":[[2017,10,15]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/ISLPED.2017.8009198"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/2744769.2744799"},{"doi-asserted-by":"crossref","unstructured":"A. Raha etal 2017. Quality Configurable Approximate DRAM. IEEE Trans. Comput. (2017).  A. Raha et al. 2017. Quality Configurable Approximate DRAM. IEEE Trans. Comput. (2017).","key":"e_1_3_2_1_3_1","DOI":"10.1109\/TC.2016.2640296"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/2540708.2540712"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/2628071.2628110"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/3037697.3037718"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/CASES.2015.7324548"},{"doi-asserted-by":"crossref","unstructured":"G. P. Arumugam etal 2015. Novel Inexact Memory Aware Algorithm Co-design for Energy Efficient Computation: Algorithmic Principles. In DATE.  G. P. Arumugam et al. 2015. Novel Inexact Memory Aware Algorithm Co-design for Energy Efficient Computation: Algorithmic Principles. In DATE.","key":"e_1_3_2_1_8_1","DOI":"10.7873\/DATE.2015.1114"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/2627369.2627626"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/1176760.1176810"},{"doi-asserted-by":"crossref","unstructured":"M. Shoushtari etal 2015. Exploiting Partially-Forgetful Memories for Approximate Computing. IEEE Embedded Systems Letters (2015).  M. Shoushtari et al. 2015. Exploiting Partially-Forgetful Memories for Approximate Computing. IEEE Embedded Systems Letters (2015).","key":"e_1_3_2_1_11_1","DOI":"10.1109\/LES.2015.2393860"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/2593069.2596684"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/IPDPSW.2016.116"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/2872362.2872413"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1145\/2744769.2744871"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/1950365.1950391"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1109\/ATS.2012.57"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/2742060.2743759"},{"volume-title":"Load Value Approximation. In IEEE\/ACM International Symposium on Microarchitecture.","year":"2014","author":"J. S.","key":"e_1_3_2_1_19_1"},{"volume-title":"Proc. of MICRO.","year":"2015","author":"J. S.","key":"e_1_3_2_1_20_1"},{"volume-title":"Proc. of MICRO.","year":"2016","author":"J. S.","key":"e_1_3_2_1_21_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1109\/VTS.2016.7477306"},{"volume-title":"Parallel Synchronization-Free Approximate Data Structure Construction. In 5th USENIX Workshop on Hot Topics in Parallelism.","year":"2013","key":"e_1_3_2_1_23_1"},{"doi-asserted-by":"crossref","unstructured":"X. Xu and H. H. Huang. 2015. Exploring Data-Level Error Tolerance in High-Performance Solid-State Drives. IEEE Transactions on Reliability (2015).  X. Xu and H. H. Huang. 2015. Exploring Data-Level Error Tolerance in High-Performance Solid-State Drives. IEEE Transactions on Reliability (2015).","key":"e_1_3_2_1_25_1","DOI":"10.1109\/TR.2014.2354931"}],"event":{"acronym":"ESWEEK'17","name":"ESWEEK'17: THIRTEENTH EMBEDDED SYSTEM WEEK","location":"Seoul Republic of Korea"},"container-title":["Proceedings of the 2017 International Conference on Compilers, Architectures and Synthesis for Embedded Systems Companion"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3125501.3125525","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3125501.3125525","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:24Z","timestamp":1750212684000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3125501.3125525"}},"subtitle":["special session"],"short-title":[],"issued":{"date-parts":[[2017,10,15]]},"references-count":24,"alternative-id":["10.1145\/3125501.3125525","10.1145\/3125501"],"URL":"https:\/\/doi.org\/10.1145\/3125501.3125525","relation":{},"subject":[],"published":{"date-parts":[[2017,10,15]]},"assertion":[{"value":"2017-10-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}