{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:07:56Z","timestamp":1750306076941,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,15]],"date-time":"2017-10-15T00:00:00Z","timestamp":1508025600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Huawei Innovation Research Program(HIRP)"},{"name":"Fundamental Research Funds for the Central Universities","award":["106112016CDJZR185512"],"award-info":[{"award-number":["106112016CDJZR185512"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61402059, 61572411"],"award-info":[{"award-number":["61402059, 61572411"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National 863 Programs","award":["2015AA015304"],"award-info":[{"award-number":["2015AA015304"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,15]]},"DOI":"10.1145\/3125502.3125549","type":"proceedings-article","created":{"date-parts":[[2017,10,16]],"date-time":"2017-10-16T12:37:48Z","timestamp":1508157468000},"page":"1-2","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A PV aware data placement scheme for read performance improvement on LDPC based flash memory"],"prefix":"10.1145","author":[{"given":"Qiao","family":"Li","sequence":"first","affiliation":[{"name":"Chongqing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Shi","sequence":"additional","affiliation":[{"name":"Chongqing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yejia","family":"Di","sequence":"additional","affiliation":[{"name":"Chongqing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yajuan","family":"Du","sequence":"additional","affiliation":[{"name":"City University of Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaijie","family":"Wu","sequence":"additional","affiliation":[{"name":"Chongqing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[{"name":"City University of Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingfeng","family":"Zhuge","sequence":"additional","affiliation":[{"name":"Chongqing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edwin H.-M.","family":"Sha","sequence":"additional","affiliation":[{"name":"Chongqing University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,15]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"J Bucy and etal 2008. The DiskSim Simulation Environment Version 4.0 Reference Manual. In Parallel Data Laboratory Carnegie Mellon University.  J Bucy and et al. 2008. The DiskSim Simulation Environment Version 4.0 Reference Manual. In Parallel Data Laboratory Carnegie Mellon University."},{"key":"e_1_3_2_1_2_1","first-page":"125","volume":"1","author":"Li Q","unstructured":"Q Li , L Shi , and Access characteristic guided read and write cost regulation for performance improvement on flash memory. In FAST ' 1 6. 125 -- 132 . Q Li, L Shi, and et al. Access characteristic guided read and write cost regulation for performance improvement on flash memory. In FAST '16. 125--132.","journal-title":"In FAST '"},{"key":"e_1_3_2_1_3_1","volume-title":"Error rate-based wear-leveling for NAND flash memory at highly scaled technology nodes. TVLSI","author":"Pan Y","year":"2013","unstructured":"Y Pan , G Dong , and T Zhang . 2013. Error rate-based wear-leveling for NAND flash memory at highly scaled technology nodes. TVLSI ( 2013 ), 1350--1354. Y Pan, G Dong, and T Zhang. 2013. Error rate-based wear-leveling for NAND flash memory at highly scaled technology nodes. TVLSI (2013), 1350--1354."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2928275.2928279"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"L Shi and etal 2016. Exploiting process variation for write performance improvement on NAND flash memory storage systems. TVLSI (2016) 334--337.  L Shi and et al. 2016. Exploiting process variation for write performance improvement on NAND flash memory storage systems. TVLSI (2016) 334--337.","DOI":"10.1109\/TVLSI.2015.2393299"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/EMSOFT.2013.6658584"}],"event":{"name":"ESWEEK'17: THIRTEENTH EMBEDDED SYSTEM WEEK","acronym":"ESWEEK'17","location":"Seoul Republic of Korea"},"container-title":["Proceedings of the Twelfth IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis Companion"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3125502.3125549","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3125502.3125549","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:05Z","timestamp":1750217405000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3125502.3125549"}},"subtitle":["work-in-progress"],"short-title":[],"issued":{"date-parts":[[2017,10,15]]},"references-count":6,"alternative-id":["10.1145\/3125502.3125549","10.1145\/3125502"],"URL":"https:\/\/doi.org\/10.1145\/3125502.3125549","relation":{},"subject":[],"published":{"date-parts":[[2017,10,15]]},"assertion":[{"value":"2017-10-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}