{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T17:16:18Z","timestamp":1771953378328,"version":"3.50.1"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"5s","license":[{"start":{"date-parts":[[2017,9,27]],"date-time":"2017-09-27T00:00:00Z","timestamp":1506470400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2017,10,31]]},"abstract":"<jats:p>A common multi-core pattern consists of processors communicating through shared, multi-banked on-chip memory. Two approaches exist: Interleaved address mapping, which spreads consecutive data over all banks, and contiguous address mapping, which stores consecutive data on a single bank.<\/jats:p>\n          <jats:p>In this work, we compare both approaches on the Kalray MPPA-256 platform. For contiguous mapping, we propose an algorithm, based on graph colouring techniques, to automatically perform the assignment of data blocks to memory banks with the goal of minimising access collisions and delays. Experiments with representative, parallel real-world benchmarks show that 69% of the tested configurations, when optimised for contiguous mapping by our algorithm, run up to 86% faster on average than with interleaved mapping.<\/jats:p>","DOI":"10.1145\/3126535","type":"journal-article","created":{"date-parts":[[2017,9,27]],"date-time":"2017-09-27T12:33:53Z","timestamp":1506515633000},"page":"1-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Minimising Access Conflicts on Shared Multi-Bank Memory"],"prefix":"10.1145","volume":"16","author":[{"given":"Andreas","family":"Tretter","sequence":"first","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgia","family":"Giannopoulou","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthias","family":"Baer","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lothar","family":"Thiele","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,9,27]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2016.14"},{"key":"e_1_2_1_2_1","volume-title":"P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator. In Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE","author":"Benini L.","year":"2012"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2014.19"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/800230.806984"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-30695-7_22"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/513829.513853"},{"key":"e_1_2_1_7_1","volume-title":"Retrieved","author":"Conti Francesco","year":"2017"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2014.95"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-015-1070-9"},{"key":"e_1_2_1_10_1","volume-title":"IEEE Conference Publications, 1--6.","author":"de Dinechin Benoit Dupont","year":"2014"},{"key":"e_1_2_1_11_1","unstructured":"S. Gautham and Erik Rainey. 2014. The Khronos OpenVXTM 1.0 Specification. https:\/\/www.khronos.org\/openvx\/.  S. Gautham and Erik Rainey. 2014. The Khronos OpenVXTM 1.0 Specification. https:\/\/www.khronos.org\/openvx\/."},{"key":"e_1_2_1_12_1","volume-title":"IEEE Conference Publications, 98:1--98:6.","author":"Giannopoulou Georgia","year":"2014"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2016.05.002"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882639"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755951.1755892"},{"key":"e_1_2_1_17_1","volume-title":"Bhattacharyya","author":"Ko Ming-Yung","year":"2003"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2001.941118"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"e_1_2_1_20_1","volume-title":"Network and Parallel Computing. LNCS","author":"Mi Wei"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1361096.1361105"},{"key":"e_1_2_1_22_1","volume-title":"16th International Workshop on Worst-Case Execution Time Analysis (WCET","author":"N\u00e9lis Vincent","year":"2016"},{"key":"e_1_2_1_23_1","volume-title":"Poster on 15th Workshop on High Performance Embedded Computing (HPEC 2011","author":"Olofsson Andreas","year":"2011"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.26"},{"key":"e_1_2_1_25_1","volume-title":"Temporal Isolation of Hard Real-Time Applications on Many-Core Processors. In 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 1--11","author":"Perret Quentin","year":"2016"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/115953.115961"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2997465.2997472"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/248208.237193"},{"key":"e_1_2_1_30_1","doi-asserted-by":"crossref","unstructured":"K. Shyam and R. Govindarajan. 2007. An Array Allocation Scheme for Energy Reduction in Partitioned Memory Architectures. Springer Berlin Heidelberg Berlin Heidelberg 32--47.   K. Shyam and R. Govindarajan. 2007. An Array Allocation Scheme for Energy Reduction in Partitioned Memory Architectures. Springer Berlin Heidelberg Berlin Heidelberg 32--47.","DOI":"10.1007\/978-3-540-71229-9_3"},{"key":"e_1_2_1_31_1","doi-asserted-by":"crossref","volume-title":"Efficient Variable Allocation to Dual Memory Banks of DSPs","author":"Sipkova Viera","DOI":"10.1007\/978-3-540-39920-9_25"},{"key":"e_1_2_1_32_1","volume-title":"Memory Allocation Problems in Embedded Systems: Optimization Methods","author":"Soto Maria"},{"key":"e_1_2_1_33_1","unstructured":"StreamIt Benchmark Suite. Retrieved July 10 2017 from http:\/\/groups.csail.mit.edu\/cag\/streamit\/shtml\/benchmarks.shtml.  StreamIt Benchmark Suite. Retrieved July 10 2017 from http:\/\/groups.csail.mit.edu\/cag\/streamit\/shtml\/benchmarks.shtml."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744861"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESTIMedia.2014.6962348"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/CPSNA.2015.24"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.44"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2010.12.002"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3126535","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3126535","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:05:02Z","timestamp":1750273502000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3126535"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9,27]]},"references-count":39,"journal-issue":{"issue":"5s","published-print":{"date-parts":[[2017,10,31]]}},"alternative-id":["10.1145\/3126535"],"URL":"https:\/\/doi.org\/10.1145\/3126535","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,9,27]]},"assertion":[{"value":"2017-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-09-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}