{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:42Z","timestamp":1750308582262,"version":"3.41.0"},"reference-count":33,"publisher":"Association for Computing Machinery (ACM)","issue":"5s","license":[{"start":{"date-parts":[[2017,9,27]],"date-time":"2017-09-27T00:00:00Z","timestamp":1506470400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CSR-1319095 and CSR-1519576"],"award-info":[{"award-number":["CSR-1319095 and CSR-1519576"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2017,10,31]]},"abstract":"<jats:p>\n            Scaling of semiconductor devices has enabled higher levels of integration and performance improvements at the price of making devices more susceptible to the effects of static and dynamic variability. Adding safety margins (guardbands) on the operating frequency or supply voltage prevents timing errors, but has a negative impact on performance and energy consumption. We propose\n            <jats:italic>Edge-TM<\/jats:italic>\n            , an adaptive hardware\/software error management policy that (\n            <jats:italic>i<\/jats:italic>\n            ) optimistically scales the voltage beyond the edge of safe operation for better energy savings and (\n            <jats:italic>ii<\/jats:italic>\n            ) works in combination with a Hardware Transactional Memory (HTM)-based error recovery mechanism. The policy applies dynamic voltage scaling (DVS) (while keeping frequency fixed) based on the feedback provided by HTM, which makes it simple and generally applicable. Experiments on an embedded platform show our technique capable of 57% energy improvement compared to using voltage guardbands and an extra 21-24% improvement over existing state-of-the-art error tolerance solutions, at a nominal area and time overhead.\n          <\/jats:p>","DOI":"10.1145\/3126556","type":"journal-article","created":{"date-parts":[[2017,9,27]],"date-time":"2017-09-27T12:33:53Z","timestamp":1506515633000},"page":"1-18","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Edge-TM"],"prefix":"10.1145","volume":"16","author":[{"given":"Dimitra","family":"Papagiannopoulou","sequence":"first","affiliation":[{"name":"University of Massachusetts Lowell, Lowell, MA"}]},{"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]},{"given":"Tali","family":"Moreshet","sequence":"additional","affiliation":[{"name":"Boston University, Boston, MA"}]},{"given":"Maurice","family":"Herlihy","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI"}]},{"given":"R. Iris","family":"Bahar","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI"}]}],"member":"320","published-online":{"date-parts":[[2017,9,27]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993811"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/RAMS.2008.4925824"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"e_1_2_1_8_1","first-page":"1","article-title":"Within-die variation-aware dynamic-voltage-frequency-scaling with optimal core allocation and thread hopping for the 80-core TeraFLOPS processor","volume":"46","author":"Dighe S.","year":"2011","unstructured":"S. Dighe , S. R. Vangal , P. Aseron , S. Kumar , T. Jacob , K. A. Bowman , J. Howard , J. Tschanz , V. Erraguntla , N. Borkar , V. K. De , and S. Borkar . 2011 . Within-die variation-aware dynamic-voltage-frequency-scaling with optimal core allocation and thread hopping for the 80-core TeraFLOPS processor . JSSC 46 , 1 (Jan 2011), 184--193. S. Dighe, S. R. Vangal, P. Aseron, S. Kumar, T. Jacob, K. A. Bowman, J. Howard, J. Tschanz, V. Erraguntla, N. Borkar, V. K. De, and S. Borkar. 2011. Within-die variation-aware dynamic-voltage-frequency-scaling with optimal core allocation and thread hopping for the 80-core TeraFLOPS processor. JSSC 46, 1 (Jan 2011), 184--193.","journal-title":"JSSC"},{"key":"e_1_2_1_9_1","volume-title":"Shidhartha Das, Sanjay Pant, Rajeev Rao, Toan Pham, Conrad Ziesler, David Blaauw, Todd Austin, Krisztian Flautner, and Trevor Mudge.","author":"Ernst Dan","year":"2003","unstructured":"Dan Ernst , Nam Sung Kim , Shidhartha Das, Sanjay Pant, Rajeev Rao, Toan Pham, Conrad Ziesler, David Blaauw, Todd Austin, Krisztian Flautner, and Trevor Mudge. 2003 . Razor : A low-power pipeline based on circuit-level timing speculation. In MICRO. 7--. http:\/\/dl.acm.org\/citation.cfm?id&equals;956417.956571 Dan Ernst, Nam Sung Kim, Shidhartha Das, Sanjay Pant, Rajeev Rao, Toan Pham, Conrad Ziesler, David Blaauw, Todd Austin, Krisztian Flautner, and Trevor Mudge. 2003. Razor: A low-power pipeline based on circuit-level timing speculation. In MICRO. 7--. http:\/\/dl.acm.org\/citation.cfm?id&equals;956417.956571"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/173682.165164"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5648812"},{"key":"e_1_2_1_13_1","unstructured":"Intel. 2009. Voltage Regulator Module and Enterprise Voltage Regulator-Down 11.1. (2009). http:\/\/www.intel.com\/Assets\/en_US\/PDF\/designguide\/321736.pdf.  Intel. 2009. Voltage Regulator Module and Enterprise Voltage Regulator-Down 11.1. (2009). http:\/\/www.intel.com\/Assets\/en_US\/PDF\/designguide\/321736.pdf."},{"volume-title":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC). 825--831","author":"Kahng A. B.","key":"e_1_2_1_14_1","unstructured":"A. B. Kahng , S. Kang , R. Kumar , and J. Sartori . 2010. Slack redistribution for graceful degradation under voltage overscaling . In 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC). 825--831 . A. B. Kahng, S. Kang, R. Kumar, and J. Sartori. 2010. Slack redistribution for graceful degradation under voltage overscaling. In 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC). 825--831."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596694"},{"key":"e_1_2_1_16_1","volume-title":"ERSA: Error resilient system architecture for probabilistic applications. In DATE. 1560--1565.","author":"Leem L.","year":"2010","unstructured":"L. Leem , Hyungmin Cho , J. Bau , Q. A. Jacobson , and S. Mitra . 2010 . ERSA: Error resilient system architecture for probabilistic applications. In DATE. 1560--1565. L. Leem, Hyungmin Cho, J. Bau, Q. A. Jacobson, and S. Mitra. 2010. ERSA: Error resilient system architecture for probabilistic applications. In DATE. 1560--1565."},{"key":"e_1_2_1_18_1","unstructured":"S. Narayanan G. Lyle R. Kumar and D. Jones. 2009. Testing the critical operating point (COP) hypothesis using FPGA emulation of timing errors in over-scaled soft-processors. In SELSE.  S. Narayanan G. Lyle R. Kumar and D. Jones. 2009. Testing the critical operating point (COP) hypothesis using FPGA emulation of timing errors in over-scaled soft-processors. In SELSE."},{"key":"e_1_2_1_19_1","unstructured":"OpenMP. 2017. The OpenMP Application Program Interface v.3.0. available through www.openmp.org. (2017).  OpenMP. 2017. The OpenMP Application Program Interface v.3.0. available through www.openmp.org. (2017)."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742090"},{"key":"e_1_2_1_21_1","doi-asserted-by":"crossref","unstructured":"D. Papagiannopoulou T. Moreshet A. Marongiu L. Benini M. Herlihy and R. Iris Bahar. 2014. Speculative synchronization for coherence-free embedded NUMA architectures. In SAMOS. 99--106.  D. Papagiannopoulou T. Moreshet A. Marongiu L. Benini M. Herlihy and R. Iris Bahar. 2014. Speculative synchronization for coherence-free embedded NUMA architectures. In SAMOS. 99--106.","DOI":"10.1109\/SAMOS.2014.6893200"},{"key":"e_1_2_1_22_1","unstructured":"J. Patel. 2008. CMOS process variations: A critical operation point hypothesis. web.stanford.edu\/class\/ee380\/Abstracts\/080402-jhpatel.pdf. (2008). http:\/\/web.stanford.edu\/class\/ee380\/Abstracts\/080402-jhpatel.pdf.  J. Patel. 2008. CMOS process variations: A critical operation point hypothesis. web.stanford.edu\/class\/ee380\/Abstracts\/080402-jhpatel.pdf. (2008). http:\/\/web.stanford.edu\/class\/ee380\/Abstracts\/080402-jhpatel.pdf."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.127"},{"key":"e_1_2_1_24_1","first-page":"216","article-title":"Improving resilience to timing errors by exposing variability effects to software in tightly-coupled processor clusters","volume":"4","author":"Rahimi Abbas","year":"2014","unstructured":"Abbas Rahimi , Daniele Cesarini , Andrea Marongiu , Rajesh K. Gupta , and Luca Benini . 2014 . Improving resilience to timing errors by exposing variability effects to software in tightly-coupled processor clusters . JETCAS 4 , 2 (2014), 216 -- 229 . Abbas Rahimi, Daniele Cesarini, Andrea Marongiu, Rajesh K. Gupta, and Luca Benini. 2014. Improving resilience to timing errors by exposing variability effects to software in tightly-coupled processor clusters. JETCAS 4, 2 (2014), 216--229.","journal-title":"JETCAS"},{"key":"e_1_2_1_25_1","volume-title":"PULP: A parallel ultra low power platform for next generation IoT applications. In Hot Chips.","author":"Rossi D.","year":"2015","unstructured":"D. Rossi , F. Conti , A. Marongiu , A. Pullini , I. Loi , M. Gautschi , G. Tagliavini , A. Capotondi , P. Flatresse , and L. Benini . 2015 . PULP: A parallel ultra low power platform for next generation IoT applications. In Hot Chips. D. Rossi, F. Conti, A. Marongiu, A. Pullini, I. Loi, M. Gautschi, G. Tagliavini, A. Capotondi, P. Flatresse, and L. Benini. 2015. PULP: A parallel ultra low power platform for next generation IoT applications. In Hot Chips."},{"key":"e_1_2_1_26_1","volume-title":"Adam Teman, Jeremy Constantin, Andreas Burg, Ivan Miro-Panades, Edith Beign\u00e9, Fabien Clermidy, Fady Abouzeid, Philippe Flatresse, and Luca Benini.","author":"Rossi Davide","year":"2016","unstructured":"Davide Rossi , Antonio Pullini , Igor Loi , Michael Gautschi , Frank Kagan Gurkaynak , Adam Teman, Jeremy Constantin, Andreas Burg, Ivan Miro-Panades, Edith Beign\u00e9, Fabien Clermidy, Fady Abouzeid, Philippe Flatresse, and Luca Benini. 2016 . 193 MOPS\/mW @ 162 MOPS, 0.32V to 1.15V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing. In COOL CHIPS. Davide Rossi, Antonio Pullini, Igor Loi, Michael Gautschi, Frank Kagan Gurkaynak, Adam Teman, Jeremy Constantin, Andreas Burg, Ivan Miro-Panades, Edith Beign\u00e9, Fabien Clermidy, Fady Abouzeid, Philippe Flatresse, and Luca Benini. 2016. 193 MOPS\/mW @ 162 MOPS, 0.32V to 1.15V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing. In COOL CHIPS."},{"key":"e_1_2_1_27_1","first-page":"1","article-title":"VARIUS: A model of process variation and resulting timing errors for microarchitects","volume":"21","author":"Sarangi S. R.","year":"2008","unstructured":"S. R. Sarangi , B. Greskamp , R. Teodorescu , J. Nakano , A. Tiwari , and J. Torrellas . 2008 . VARIUS: A model of process variation and resulting timing errors for microarchitects . IEEE TSM 21 , 1 (Feb 2008), 3--13. S. R. Sarangi, B. Greskamp, R. Teodorescu, J. Nakano, A. Tiwari, and J. Torrellas. 2008. VARIUS: A model of process variation and resulting timing errors for microarchitects. IEEE TSM 21, 1 (Feb 2008), 3--13.","journal-title":"IEEE TSM"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785533"},{"key":"e_1_2_1_29_1","unstructured":"J. Tschanz K. Bowman S. Walstra M. Agostinelli T. Karnik and Vivek De. 2009. Tunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage temperature and aging variation tolerance. In SVC. 112--113.  J. Tschanz K. Bowman S. Walstra M. Agostinelli T. Karnik and Vivek De. 2009. Tunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage temperature and aging variation tolerance. In SVC. 112--113."},{"volume-title":"Stabilization, Safety, and Security of Distributed Systems.","author":"Wamhoff Jons-Tobias","key":"e_1_2_1_30_1","unstructured":"Jons-Tobias Wamhoff , Mario Schwalbe , Rasha Faqeh , Christof Fetzer , and Pascal Felber . 2013. Transactional encoding for tolerating transient hardware errors . In Stabilization, Safety, and Security of Distributed Systems. Vol. 8255 . Springer Intl . Pub., 1--16. Jons-Tobias Wamhoff, Mario Schwalbe, Rasha Faqeh, Christof Fetzer, and Pascal Felber. 2013. Transactional encoding for tolerating transient hardware errors. In Stabilization, Safety, and Security of Distributed Systems. Vol. 8255. Springer Intl. Pub., 1--16."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346314"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2014.61"},{"key":"e_1_2_1_33_1","doi-asserted-by":"crossref","unstructured":"Gulay Yalcin Osman Unsal and Adrian Cristal. 2013. FaulTM: Error detection and recovery using hardware transactional memory. In DATE. 220--225. http:\/\/dl.acm.org\/citation.cfm?id&equals;2485288.2485344   Gulay Yalcin Osman Unsal and Adrian Cristal. 2013. FaulTM: Error detection and recovery using hardware transactional memory. In DATE. 220--225. http:\/\/dl.acm.org\/citation.cfm?id&equals;2485288.2485344","DOI":"10.7873\/DATE.2013.058"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482773"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3126556","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3126556","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3126556","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:05:02Z","timestamp":1750273502000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3126556"}},"subtitle":["Exploiting Transactional Memory for Error Tolerance and Energy Efficiency"],"short-title":[],"issued":{"date-parts":[[2017,9,27]]},"references-count":33,"journal-issue":{"issue":"5s","published-print":{"date-parts":[[2017,10,31]]}},"alternative-id":["10.1145\/3126556"],"URL":"https:\/\/doi.org\/10.1145\/3126556","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2017,9,27]]},"assertion":[{"value":"2017-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-09-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}