{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T07:37:55Z","timestamp":1768030675275,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,11,12]],"date-time":"2017-11-12T00:00:00Z","timestamp":1510444800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,11,12]]},"DOI":"10.1145\/3126908.3126931","type":"proceedings-article","created":{"date-parts":[[2017,11,8]],"date-time":"2017-11-08T21:02:30Z","timestamp":1510174950000},"page":"1-14","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":42,"title":["Exploring and analyzing the real impact of modern on-package memory on HPC scientific kernels"],"prefix":"10.1145","author":[{"given":"Ang","family":"Li","sequence":"first","affiliation":[{"name":"Pacific Northwest National Lab"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weifeng","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Copenhagen, Denmark and Norwegian University of Science and Technology, Norway"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mads R. B.","family":"Kristensen","sequence":"additional","affiliation":[{"name":"University of Copenhagen, Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"Vinter","sequence":"additional","affiliation":[{"name":"University of Copenhagen, Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Wang","sequence":"additional","affiliation":[{"name":"Virginia Tech"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaixi","family":"Hou","sequence":"additional","affiliation":[{"name":"Virginia Tech"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andres","family":"Marquez","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Lab"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuaiwen Leon","family":"Song","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Lab and College of William and Mary"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,11,12]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"https:\/\/www.top500.org\/lists\/2016\/11\/","author":"0","year":"2016","unstructured":"2016 november top50 0 list. https:\/\/www.top500.org\/lists\/2016\/11\/ , 2016 . 2016 november top500 list. https:\/\/www.top500.org\/lists\/2016\/11\/, 2016."},{"key":"e_1_3_2_1_2_1","first-page":"24","volume-title":"PMBS 2014","author":"Adinetz A. V.","year":"2015","unstructured":"A. V. Adinetz , P. F. Baumeister , H. B\u00f6ttiger , T. Hater , T. Maurer , D. Pleiter , W. Schenck , and S. F. Schifano . Performance Evaluation of Scientific Applications on POWER8. In High Performance Computing Systems. Performance Modeling, Benchmarking, and Simulation: 5th International Workshop , PMBS 2014 ., pages 24 -- 45 , 2015 . A. V. Adinetz, P. F. Baumeister, H. B\u00f6ttiger, T. Hater, T. Maurer, D. Pleiter, W. Schenck, and S. F. Schifano. Performance Evaluation of Scientific Applications on POWER8. In High Performance Computing Systems. Performance Modeling, Benchmarking, and Simulation: 5th International Workshop, PMBS 2014., pages 24--45, 2015."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522336"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/180\/1\/012037"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2008.10.002"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522314"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2008.05.014"},{"key":"e_1_3_2_1_8_1","first-page":"134","volume-title":"2009 Symposium on VLSI Circuits","author":"Chun K. C.","year":"2009","unstructured":"K. C. Chun , P. Jain , J. H. Lee , and C. H. Kim . A sub-0.9V logic-compatible embedded DRAM with boosted 3T gain cell, regulated bit-line write scheme and PVT-tracking read reference bias . In 2009 Symposium on VLSI Circuits , pages 134 -- 135 , 2009 . K. C. Chun, P. Jain, J. H. Lee, and C. H. Kim. A sub-0.9V logic-compatible embedded DRAM with boosted 3T gain cell, regulated bit-line write scheme and PVT-tracking read reference bias. In 2009 Symposium on VLSI Circuits, pages 134--135, 2009."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2128150"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840883"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46079-6_24"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342010391989"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757353"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908006"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.10"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840301"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.57"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2009.4"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128064"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-41321-1_18"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079079.3079105"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3075564.3075583"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.66"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0333"},{"key":"e_1_3_2_1_26_1","volume-title":"Intel Xeon Phi coprocessor high-performance programming. MK","author":"Jeffers J.","year":"2013","unstructured":"J. Jeffers and J. Reinders . Intel Xeon Phi coprocessor high-performance programming. MK , 1 st edition, 2013 . J. Jeffers and J. Reinders. Intel Xeon Phi coprocessor high-performance programming. MK, 1st edition, 2013.","edition":"1"},{"key":"e_1_3_2_1_27_1","volume-title":"Intel Xeon Phi Processor High Performance Programming. MK","author":"Jeffers J.","year":"2016","unstructured":"J. Jeffers , J. Reinders , and A. Sodani . Intel Xeon Phi Processor High Performance Programming. MK , 2 nd edition, 2016 . J. Jeffers, J. Reinders, and A. Sodani. Intel Xeon Phi Processor High Performance Programming. MK, 2nd edition, 2016.","edition":"2"},{"key":"e_1_3_2_1_28_1","volume-title":"Technical report","author":"Junkins S.","year":"2015","unstructured":"S. Junkins . The Compute Architecture of Intel Processor Graphics Gen8. Technical report , Intel Corp ., 2015 . S. Junkins. The Compute Architecture of Intel Processor Graphics Gen8. Technical report, Intel Corp., 2015."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.89"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-43659-3_45"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2015.06.010"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751209"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2015.04.004"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705371"},{"key":"e_1_3_2_1_36_1","volume-title":"IEEE Computer Society Technical Committee on Computer Architecture Newsletter","author":"McCalpin J. D.","year":"1995","unstructured":"J. D. McCalpin . Memory Bandwidth and Machine Balance in Current High Performance Computers. IEEE Computer Society Technical Committee on Computer Architecture Newsletter , 1995 . J. D. McCalpin. Memory Bandwidth and Machine Balance in Current High Performance Computers. IEEE Computer Society Technical Committee on Computer Architecture Newsletter, 1995."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2858792"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2435788"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-07518-1_8"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"e_1_3_2_1_41_1","volume-title":"Sparse Tensor Factorization on Many-Core Processors with High-Bandwidth Memory. In 2017 IEEE International Parallel and Distributed Processing Symposium, IPDPS '17","author":"Smith S.","year":"2017","unstructured":"S. Smith , J. Park , and G. Karypis . Sparse Tensor Factorization on Many-Core Processors with High-Bandwidth Memory. In 2017 IEEE International Parallel and Distributed Processing Symposium, IPDPS '17 , 2017 . S. Smith, J. Park, and G. Karypis. Sparse Tensor Factorization on Many-Core Processors with High-Bandwidth Memory. In 2017 IEEE International Parallel and Distributed Processing Symposium, IPDPS '17, 2017."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523163"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926291"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2012.39"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128027"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.5555\/3019129.3019133"}],"event":{"name":"SC '17: The International Conference for High Performance Computing, Networking, Storage and Analysis","location":"Denver Colorado","acronym":"SC '17","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","IEEE CS"]},"container-title":["Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3126908.3126931","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3126908.3126931","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:08Z","timestamp":1750212668000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3126908.3126931"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11,12]]},"references-count":48,"alternative-id":["10.1145\/3126908.3126931","10.1145\/3126908"],"URL":"https:\/\/doi.org\/10.1145\/3126908.3126931","relation":{},"subject":[],"published":{"date-parts":[[2017,11,12]]},"assertion":[{"value":"2017-11-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}