{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T13:22:10Z","timestamp":1778592130849,"version":"3.51.4"},"reference-count":23,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2018,1,9]],"date-time":"2018-01-09T00:00:00Z","timestamp":1515456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"EPSRC-funded PRiME","award":["EP\/I020357\/1 and EP\/K034448\/1"],"award-info":[{"award-number":["EP\/I020357\/1 and EP\/K034448\/1"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2018,3,31]]},"abstract":"<jats:p>In an FPGA system-on-chip design, it is often insufficient to merely assess the power consumption of the entire circuit by compile-time estimation or runtime power measurement. Instead, to make better decisions, one must understand the power consumed by each module in the system. In this work, we combine measurements of register-level switching activity and system-level power to build an adaptive online model that produces live breakdowns of power consumption within the design. Online model refinement avoids time-consuming characterization while also allowing the model to track long-term operating condition changes. Central to our method is an automated flow that selects signals predicted to be indicative of high power consumption, instrumenting them for monitoring. We named this technique KAPow, for \u2018K\u2019ounting Activity for Power estimation, which we show to be accurate and to have low overheads across a range of representative benchmarks. We also propose a strategy allowing for the identification and subsequent elimination of counters found to be of low significance at runtime, reducing algorithmic complexity without sacrificing significant accuracy. Finally, we demonstrate an application example in which a module-level power breakdown can be used to determine an efficient mapping of tasks to modules and reduce system-wide power consumption by up to 7%.<\/jats:p>","DOI":"10.1145\/3129789","type":"journal-article","created":{"date-parts":[[2018,1,9]],"date-time":"2018-01-09T13:26:11Z","timestamp":1515504371000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["KAPow"],"prefix":"10.1145","volume":"11","author":[{"given":"James J.","family":"Davis","sequence":"first","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eddie","family":"Hung","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joshua M.","family":"Levine","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edward A.","family":"Stott","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter Y. K.","family":"Cheung","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,1,9]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Altera. 2015. Cyclone V SoC Development Board -- Reference Manual. Retrieved from https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/pdfs\/literature\/manual\/rm_cv_soc_dev_board.pdf.  Altera. 2015. Cyclone V SoC Development Board -- Reference Manual. Retrieved from https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/pdfs\/literature\/manual\/rm_cv_soc_dev_board.pdf."},{"key":"e_1_2_1_2_1","volume-title":"Stratix: High-Performance ALM and Interconnect.","year":"2016","unstructured":"Altera. 2016 . Stratix: High-Performance ALM and Interconnect. Retrieved from https:\/\/www.altera.com\/products\/fpga\/features\/stx-architecture.html. Altera. 2016. Stratix: High-Performance ALM and Interconnect. Retrieved from https:\/\/www.altera.com\/products\/fpga\/features\/stx-architecture.html."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1044385.1044388"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_2_1_5_1","unstructured":"C. F. Gauss. 1821. Theoria Combinationis Observationum Erroribus Minimis Obnoxiae. H. Dieterich 1--71.  C. F. Gauss. 1821. Theoria Combinationis Observationum Erroribus Minimis Obnoxiae. H. Dieterich 1--71."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.25"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927497"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202409"},{"key":"e_1_2_1_9_1","first-page":"71","article-title":"Zero-overhead FPGA debugging","volume":"48","author":"Hung E.","year":"2015","unstructured":"E. Hung and S. J. E. Wilton . 2015 . Zero-overhead FPGA debugging . Reconfigurable Logic: Architecture, Tools, and Applications 48 (2015), 71 -- 96 . E. Hung and S. J. E. Wilton. 2015. Zero-overhead FPGA debugging. Reconfigurable Logic: Architecture, Tools, and Applications 48 (2015), 71--96.","journal-title":"Reconfigurable Logic: Architecture, Tools, and Applications"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.79"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311199"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372659"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.27"},{"key":"e_1_2_1_14_1","unstructured":"Linear Technology. 2009. LTC2978: Octal Digital Power Supply Manager with EEPROM. Retrieved from http:\/\/cds.linear.com\/docs\/en\/datasheet\/2978fd.pdf.  Linear Technology. 2009. LTC2978: Octal Digital Power Supply Manager with EEPROM. Retrieved from http:\/\/cds.linear.com\/docs\/en\/datasheet\/2978fd.pdf."},{"key":"e_1_2_1_15_1","volume-title":"System Identification","author":"Ljung L.","unstructured":"L. Ljung . 1998. System Identification . Birkh\u00e4user , 163--173. L. Ljung. 1998. System Identification. Birkh\u00e4user, 163--173."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645503"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927457"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1093\/biomet\/37.1-2.149"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2013.2266652"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.88"},{"key":"e_1_2_1_22_1","unstructured":"Xilinx. 1996. Efficient Shift Registers LFSR Counters and Long Pseudo-Random Sequence Generators. Retrieved from http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp052.pdf.  Xilinx. 1996. Efficient Shift Registers LFSR Counters and Long Pseudo-Random Sequence Generators. Retrieved from http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp052.pdf."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723153"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3129789","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3129789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:37:04Z","timestamp":1750217824000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3129789"}},"subtitle":["High-Accuracy, Low-Overhead Online Per-Module Power Estimation for FPGA Designs"],"short-title":[],"issued":{"date-parts":[[2018,1,9]]},"references-count":23,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2018,3,31]]}},"alternative-id":["10.1145\/3129789"],"URL":"https:\/\/doi.org\/10.1145\/3129789","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,1,9]]},"assertion":[{"value":"2016-10-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-01-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}