{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:10:12Z","timestamp":1750219812076,"version":"3.41.0"},"reference-count":48,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T00:00:00Z","timestamp":1510617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"\u2018The Cross-Ministry Giga KOREA Project\u2019 grant funded by the Korea governmen","award":["GK17P0100"],"award-info":[{"award-number":["GK17P0100"]}]},{"name":"Development of Tele-Experience Service SW Platform based on Giga Media"},{"name":"National Research Council of Science 8 Technology(NST) grant by the Korea government","award":["CAP-17-03-KISTI"],"award-info":[{"award-number":["CAP-17-03-KISTI"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Storage"],"published-print":{"date-parts":[[2017,11,30]]},"abstract":"<jats:p>To design the write buffer and flash translation layer (FTL) for a solid-state drive (SSD), previous studies have tried to increase overall SSD performance by parallel I\/O and garbage collection overhead reduction. Recent works have proposed pattern-based managements, which uses the request size and read- or write-intensiveness to apply different policies to each type of data. In our observation, the locations of read and write requests are closely related, and the pattern of each type of data can be changed. In this work, we propose SUPA, a single unified read-write buffer and pattern-change-aware FTL on multi-channel SSD architecture. To increase both read and write hit ratios on the buffer based on locality, we use a single unified read-write buffer for both clean and dirty blocks. With proposed buffer, we can increase buffer hit ratio up to 8.0% and reduce 33.6% and 7.5% of read and write latencies, respectively. To handle pattern-changed blocks, we add a pattern handler between the buffer and the FTL, which monitors channel status and handles data by applying one of the two different policies according to the pattern changes. With pattern change handling process, we can reduce 1.0% and 15.4% of read and write latencies, respectively. In total, our evaluations show that SUPA can get up to 2.0 and 3.9 times less read and write latency, respectively, without loss of lifetime in comparison to previous works.<\/jats:p>","DOI":"10.1145\/3129901","type":"journal-article","created":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T14:02:44Z","timestamp":1510668164000},"page":"1-30","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["SUPA"],"prefix":"10.1145","volume":"13","author":[{"given":"Dongjin","family":"Kim","sequence":"first","affiliation":[{"name":"KAIST, Daejeon, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyu Ho","family":"Park","sequence":"additional","affiliation":[{"name":"KAIST, Daejeon, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chan-Hyun","family":"Youn","sequence":"additional","affiliation":[{"name":"KAIST, Daejeon, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,11,14]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"A. Ban. 1995. U.S. patent US08027131: Flash file system.  A. Ban. 1995. U.S. patent US08027131: Flash file system."},{"key":"e_1_2_1_2_1","unstructured":"Matias Bj\u00f8rling. 2011. Extended FlashSim. Retrieved from https:\/\/github.com\/MatiasBjorling\/flashsim.  Matias Bj\u00f8rling. 2011. Extended FlashSim. Retrieved from https:\/\/github.com\/MatiasBjorling\/flashsim."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2555616"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC\u201908)","author":"Chang Li-Pin","year":"2008","unstructured":"Li-Pin Chang . 2008 . Hybrid solid-state disks: Combining heterogeneous NAND flash in large SSDs . In Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC\u201908) . IEEE, 428--433. Li-Pin Chang. 2008. Hybrid solid-state disks: Combining heterogeneous NAND flash in large SSDs. In Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC\u201908). IEEE, 428--433."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1640457.1640463"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESTIMedia.2011.6088524"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association, 507--512","author":"Cho Hyunjin","year":"2009","unstructured":"Hyunjin Cho , Dongkun Shin , and Young Ik Eom . 2009 . KAST: K-associative sector translation for NAND flash memory in real-time systems . In Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association, 507--512 . Hyunjin Cho, Dongkun Shin, and Young Ik Eom. 2009. KAST: K-associative sector translation for NAND flash memory in real-time systems. In Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association, 507--512."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2016.7430530"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2677160"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2006.1649669"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176887.1176911"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.224"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the Conference on File and Storage Technologies (FAST\u201908)","volume":"8","author":"Kim Hyojun","year":"2008","unstructured":"Hyojun Kim and Seongjun Ahn . 2008 . BPLRU: A buffer management scheme for improving random writes in flash storage . In Proceedings of the Conference on File and Storage Technologies (FAST\u201908) , Vol. 8 . 1--14. Hyojun Kim and Seongjun Ahn. 2008. BPLRU: A buffer management scheme for improving random writes in flash storage. In Proceedings of the Conference on File and Storage Technologies (FAST\u201908), Vol. 8. 1--14."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2002.1010143"},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the 3rd International Workshop on Software Support for Portable Storage (IWSSPS\u201908)","volume":"3","author":"Kim Jin Hyuk","year":"2008","unstructured":"Jin Hyuk Kim , Sang Hyuk Jung , and Yong Ho Song . 2008 . Cost and performance analysis of nand mapping algorithms in shared-bus multi-chip configuration . In Proceedings of the 3rd International Workshop on Software Support for Portable Storage (IWSSPS\u201908) , Vol. 3 . 33--39. Jin Hyuk Kim, Sang Hyuk Jung, and Yong Ho Song. 2008. Cost and performance analysis of nand mapping algorithms in shared-bus multi-chip configuration. In Proceedings of the 3rd International Workshop on Software Support for Portable Storage (IWSSPS\u201908), Vol. 3. 33--39."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/SIMUL.2009.17"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-014-9138-5"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1453775.1453783"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275986.1275990"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450058.1450063"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/SNAPI.2010.9"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989323.1989325"},{"key":"e_1_2_1_25_1","unstructured":"Microsoft. 2009. SSD Extension for DiskSim Simulation Environment. Retrieved from https:\/\/www.microsoft.com\/en-us\/download\/details.aspx?id#52332.  Microsoft. 2009. SSD Extension for DiskSim Simulation Environment. Retrieved from https:\/\/www.microsoft.com\/en-us\/download\/details.aspx?id#52332."},{"key":"e_1_2_1_26_1","volume-title":"Norcott and Don Capps","author":"William","year":"2003","unstructured":"William D. Norcott and Don Capps . 2003 . IOZone filesystem benchmark. Retrieved from http:\/\/www.iozone.org. William D. Norcott and Don Capps. 2003. IOZone filesystem benchmark. Retrieved from http:\/\/www.iozone.org."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1376804.1376806"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2011.29"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1587\/elex.6.297"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.212"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1982185.1982262"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176789"},{"key":"e_1_2_1_33_1","volume-title":"Datasheet: K9XXG08UXM (NAND Flash Memory.","author":"SAMSUNG.","year":"2006","unstructured":"SAMSUNG. 2006 . Datasheet: K9XXG08UXM (NAND Flash Memory. Retrieved from http:\/\/downloads.qi-hardware.com\/hardware\/datasheets\/qi_lb60\/U9&sim;K9GAG08U0M&sim;&sim;2GB-FINAL_NAND-NOT_ON_SOME_PROTOTYPES&sim;&sim;.pdf. SAMSUNG. 2006. Datasheet: K9XXG08UXM (NAND Flash Memory. Retrieved from http:\/\/downloads.qi-hardware.com\/hardware\/datasheets\/qi_lb60\/U9&sim;K9GAG08U0M&sim;&sim;2GB-FINAL_NAND-NOT_ON_SOME_PROTOTYPES&sim;&sim;.pdf."},{"key":"e_1_2_1_34_1","volume-title":"Datasheet: Samsung SSD 850 PRO.","author":"SAMSUNG.","year":"2015","unstructured":"SAMSUNG. 2015 . Datasheet: Samsung SSD 850 PRO. Retrieved from http:\/\/www.samsung.com\/semiconductor\/minisite\/ssd\/downloads\/document\/Samsung_SSD_850_PRO_Data_Sheet_rev_2_0.pdf. SAMSUNG. 2015. Datasheet: Samsung SSD 850 PRO. Retrieved from http:\/\/www.samsung.com\/semiconductor\/minisite\/ssd\/downloads\/document\/Samsung_SSD_850_PRO_Data_Sheet_rev_2_0.pdf."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2008.4637611"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629416"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.63"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSE.2012.68"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1970338.1970339"},{"key":"e_1_2_1_40_1","unstructured":"MySQL Benchmark Tool. 2002. DBT2 Benchmark Tool. Retrieved from https:\/\/dev.mysql.com\/downloads\/benchmarks.html.  MySQL Benchmark Tool. 2002. DBT2 Benchmark Tool. Retrieved from https:\/\/dev.mysql.com\/downloads\/benchmarks.html."},{"key":"e_1_2_1_41_1","unstructured":"Trace Repository UMass. 2007. OLTP Application and Search Engine I\/O. Retrieved from http:\/\/traces.cs.umass.edu\/index.php\/Storage\/Storage.  Trace Repository UMass. 2007. OLTP Application and Search Engine I\/O. Retrieved from http:\/\/traces.cs.umass.edu\/index.php\/Storage\/Storage."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2012.6232388"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2011.2168941"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2014.6855545"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2011.5937217"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233624"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2010.5496998"},{"key":"e_1_2_1_48_1","volume-title":"Roth","author":"Xie Wei","year":"2016","unstructured":"Wei Xie , Yong Chen , and Philip C . Roth . 2016 . ASA-FTL: An adaptive separation aware flash translation layer for solid state drives. Parallel Comput . (2016). Wei Xie, Yong Chen, and Philip C. Roth. 2016. ASA-FTL: An adaptive separation aware flash translation layer for solid state drives. Parallel Comput. (2016)."},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2016.7549413"}],"container-title":["ACM Transactions on Storage"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3129901","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3129901","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:37:05Z","timestamp":1750217825000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3129901"}},"subtitle":["A Single Unified Read-Write Buffer and Pattern-Change-Aware FTL for the High Performance of Multi-Channel SSD"],"short-title":[],"issued":{"date-parts":[[2017,11,14]]},"references-count":48,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2017,11,30]]}},"alternative-id":["10.1145\/3129901"],"URL":"https:\/\/doi.org\/10.1145\/3129901","relation":{},"ISSN":["1553-3077","1553-3093"],"issn-type":[{"type":"print","value":"1553-3077"},{"type":"electronic","value":"1553-3093"}],"subject":[],"published":{"date-parts":[[2017,11,14]]},"assertion":[{"value":"2016-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-11-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}