{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T03:27:25Z","timestamp":1769052445853,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,19]],"date-time":"2017-10-19T00:00:00Z","timestamp":1508371200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,19]]},"DOI":"10.1145\/3130218.3130222","type":"proceedings-article","created":{"date-parts":[[2017,9,20]],"date-time":"2017-09-20T12:36:22Z","timestamp":1505910982000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["BiNoCHS"],"prefix":"10.1145","author":[{"given":"Amirhossein","family":"Mirhosseini","sequence":"first","affiliation":[{"name":"University of Michigan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Sadrosadati","sequence":"additional","affiliation":[{"name":"Sharif University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Behnaz","family":"Soltani","sequence":"additional","affiliation":[{"name":"Sharif University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid","family":"Sarbazi-Azad","sequence":"additional","affiliation":[{"name":"Sharif University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas F.","family":"Wenisch","sequence":"additional","affiliation":[{"name":"University of Michigan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Rachata Ausavarungnirun et al. 2012. Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems. In ISCA.   Rachata Ausavarungnirun et al. 2012. Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems. In ISCA.","DOI":"10.1109\/ISCA.2012.6237036"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Ali Bakhoda et al. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In ISPASS.  Ali Bakhoda et al. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In ISPASS.","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2512429"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2968455.2968510"},{"key":"e_1_3_2_1_7_1","volume-title":"Principles and practices of interconnection networks","author":"William James Dally","unstructured":"William James Dally and Brian Patrick Towles. 2004. Principles and practices of interconnection networks . Elsevier . William James Dally and Brian Patrick Towles. 2004. Principles and practices of interconnection networks. Elsevier."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.219761"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815976"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Giorgos Dimitrakopoulos et al. 2008. Fast arbiters for on-chip network switches. In ICCD.  Giorgos Dimitrakopoulos et al. 2008. Fast arbiters for on-chip network switches. In ICCD.","DOI":"10.1109\/ICCD.2008.4751932"},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of the IEEE.","author":"Ronald G","unstructured":"Ronald G Dreslinski et al. 2010. Near-threshold computing: Reclaiming moore's law through energy efficient integrated circuits . In Proceedings of the IEEE. Ronald G Dreslinski et al. 2010. Near-threshold computing: Reclaiming moore's law through energy efficient integrated circuits. In Proceedings of the IEEE."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.52"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Bhargava Gopireddy et al. 2016. ScalCore: Designing a core for voltage scalability. In HPCA.  Bhargava Gopireddy et al. 2016. ScalCore: Designing a core for voltage scalability. In HPCA.","DOI":"10.1109\/HPCA.2016.7446104"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Paul Gratz et al. 2008. Regional congestion awareness for load balance in networks-on-chip. In HPCA.  Paul Gratz et al. 2008. Regional congestion awareness for load balance in networks-on-chip. In HPCA.","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"C-H Jan et al. 2012. A 22nm SoC platform technology featuring 3-D tri-gate and high-k\/metal gate optimized for ultra low power high performance and high density SoC applications. In IEDM. IEEE.  C-H Jan et al. 2012. A 22nm SoC platform technology featuring 3-D tri-gate and high-k\/metal gate optimized for ultra low power high performance and high density SoC applications. In IEDM. IEEE.","DOI":"10.1109\/IEDM.2012.6478969"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Nan Jiang et al. 2013. A detailed and flexible cycle-accurate network-on-chip simulator. In ISPASS.  Nan Jiang et al. 2013. A detailed and flexible cycle-accurate network-on-chip simulator. In ISPASS.","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.62"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Wonyoung Kim et al. 2008. System level analysis of fast per-core DVFS using on-chip switching regulators. In HPCA.  Wonyoung Kim et al. 2008. System level analysis of fast per-core DVFS using on-chip switching regulators. In HPCA.","DOI":"10.1109\/HPCA.2008.4658633"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168947"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2504906"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Hiroki Matsutani et al. 2008. Adding slow-silent virtual channels for low-power on-chip networks. In NOCS.   Hiroki Matsutani et al. 2008. Adding slow-silent virtual channels for low-power on-chip networks. In NOCS.","DOI":"10.1109\/NOCS.2008.4492722"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Amirhossein Mirhosseini et al. 2015. An energy-efficient virtual channel power-gating mechanism for on-chip networks. In DATE.   Amirhossein Mirhosseini et al. 2015. An energy-efficient virtual channel power-gating mechanism for on-chip networks. In DATE.","DOI":"10.7873\/DATE.2015.0472"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Amirhossein Mirhosseini et al. 2016. Quantifying the Difference in Resource Demand among Classic and Modern NoC Workloads. In ICCD.  Amirhossein Mirhosseini et al. 2016. Quantifying the Difference in Resource Demand among Classic and Modern NoC Workloads. In ICCD.","DOI":"10.1109\/ICCD.2016.7753314"},{"key":"e_1_3_2_1_25_1","volume-title":"POSTER: Elastic Reconfiguration for Heterogeneous NoCs with BiNoCHS. In PACT.","author":"Amirhossein Mirhosseini","year":"2017","unstructured":"Amirhossein Mirhosseini et al. 2017 . POSTER: Elastic Reconfiguration for Heterogeneous NoCs with BiNoCHS. In PACT. Amirhossein Mirhosseini et al. 2017. POSTER: Elastic Reconfiguration for Heterogeneous NoCs with BiNoCHS. In PACT."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488779"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.50"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"Mohammad Sadrosadati et al. 2015. An efficient DVS scheme for on-chip networks using reconfigurable Virtual Channel allocators. In ISLPED.  Mohammad Sadrosadati et al. 2015. An efficient DVS scheme for on-chip networks using reconfigurable Virtual Channel allocators. In ISLPED.","DOI":"10.1109\/ISLPED.2015.7273522"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","unstructured":"Mohammad Sadrosadati et al. 2017. Effective Cache Bank Placement in GPU On-Chip Networks. In DATE.   Mohammad Sadrosadati et al. 2017. Effective Cache Bank Placement in GPU On-Chip Networks. In DATE.","DOI":"10.23919\/DATE.2017.7926954"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.16"},{"key":"e_1_3_2_1_31_1","series-title":"SIAM computing journal","volume-title":"A scheme for fast parallel communication","author":"Leslie G.","year":"1982","unstructured":"Leslie G. Valiant . 1982. A scheme for fast parallel communication . SIAM computing journal ( 1982 ). Leslie G. Valiant. 1982. A scheme for fast parallel communication. SIAM computing journal (1982)."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750399"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333675"},{"key":"e_1_3_2_1_34_1","volume-title":"OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures. In MICRO.","author":"Jia Zhan","year":"2016","unstructured":"Jia Zhan et al. 2016 . OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures. In MICRO. Jia Zhan et al. 2016. OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures. In MICRO."}],"event":{"name":"NOCS '17: International Symposium on Networks-on-Chip","location":"Seoul Republic of Korea","acronym":"NOCS '17","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the Eleventh IEEE\/ACM International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3130218.3130222","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3130218.3130222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:26:16Z","timestamp":1750213576000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3130218.3130222"}},"subtitle":["Bimodal Network-on-Chip for CPU-GPU Heterogeneous Systems"],"short-title":[],"issued":{"date-parts":[[2017,10,19]]},"references-count":34,"alternative-id":["10.1145\/3130218.3130222","10.1145\/3130218"],"URL":"https:\/\/doi.org\/10.1145\/3130218.3130222","relation":{},"subject":[],"published":{"date-parts":[[2017,10,19]]},"assertion":[{"value":"2017-10-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}