{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:36:00Z","timestamp":1750221360954,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,19]],"date-time":"2017-10-19T00:00:00Z","timestamp":1508371200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,19]]},"DOI":"10.1145\/3130218.3130231","type":"proceedings-article","created":{"date-parts":[[2017,9,20]],"date-time":"2017-09-20T12:36:22Z","timestamp":1505910982000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["SMART"],"prefix":"10.1145","author":[{"given":"Hossein","family":"Farrokhbakht","sequence":"first","affiliation":[{"name":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hadi Mardani","family":"Kamali","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaahin","family":"Hessabi","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871610"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522345"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"L. Chen L. Zhao R. Wang T. M. Pinkston \"MP3: Minimizing performance penalty for power-gating of Clos network-on-chip \" in IEEE 20th Int'l Symp. on High Performance Computer Architecture (HPCA) pp. 296--307 2014.  L. Chen L. Zhao R. Wang T. M. Pinkston \"MP3: Minimizing performance penalty for power-gating of Clos network-on-chip \" in IEEE 20th Int'l Symp. on High Performance Computer Architecture (HPCA) pp. 296--307 2014.","DOI":"10.1109\/HPCA.2014.6835940"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"e_1_3_2_1_9_1","unstructured":"M. Keating D. Flynn R. Aitken A. Gibbons K. Shi \"Low Power Methodology Manual: For System-On-Chip Design\" in Springer Publishing Company Incorporated.   M. Keating D. Flynn R. Aitken A. Gibbons K. Shi \"Low Power Methodology Manual: For System-On-Chip Design\" in Springer Publishing Company Incorporated."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786595"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"M. Badr N. E. Jerger \"Synfull: Synthetic Traffic Models Capturing Cache Coherent Behaviour \" in ACM\/IEEE 41st Int'l Symp. on Computer Architecture (ISCA) pp. 109--120 2014.   M. Badr N. E. Jerger \"Synfull: Synthetic Traffic Models Capturing Cache Coherent Behaviour \" in ACM\/IEEE 41st Int'l Symp. on Computer Architecture (ISCA) pp. 109--120 2014.","DOI":"10.1109\/ISCA.2014.6853236"},{"key":"e_1_3_2_1_12_1","first-page":"55","volume-title":"Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Matsutani H.","year":"2008"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"L. Chen D. Zhu M. Pedram and T. M. Pinkston \"Power punch: Towards non-blocking power-gating of NoC routers \" in IEEE 20th Int'l Symp. on High Performance Computer Architecture (HPCA) pp. 378--389 2015.  L. Chen D. Zhu M. Pedram and T. M. Pinkston \"Power punch: Towards non-blocking power-gating of NoC routers \" in IEEE 20th Int'l Symp. on High Performance Computer Architecture (HPCA) pp. 378--389 2015.","DOI":"10.1109\/HPCA.2015.7056048"},{"key":"e_1_3_2_1_14_1","first-page":"227","volume-title":"17th International Symposium on Quality Electronic Design (ISQED)","author":"Mondal H. K.","year":"2016"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"H. Farrokhbakht M. Taram B. Khaleghi S. Hessabi \"TooT: an efficient and scalable power-gating method for NoC routers \" in Proc. of IEEE\/ACM 10th Int'l Symp. on Networks-on-Chip (NOCS) pp. 1--8 2016.  H. Farrokhbakht M. Taram B. Khaleghi S. Hessabi \"TooT: an efficient and scalable power-gating method for NoC routers \" in Proc. of IEEE\/ACM 10th Int'l Symp. on Networks-on-Chip (NOCS) pp. 1--8 2016.","DOI":"10.1109\/NOCS.2016.7579326"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1155\/2015\/862387"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.16"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_19_1","first-page":"86","volume-title":"Proc. of Int'l Symp. on.","author":"Nan J.","year":"2013"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024932"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593187"}],"event":{"name":"NOCS '17: International Symposium on Networks-on-Chip","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Seoul Republic of Korea","acronym":"NOCS '17"},"container-title":["Proceedings of the Eleventh IEEE\/ACM International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3130218.3130231","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3130218.3130231","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:26:16Z","timestamp":1750213576000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3130218.3130231"}},"subtitle":["A Scalable Mapping And Routing Technique for Power-Gating in NoC Routers"],"short-title":[],"issued":{"date-parts":[[2017,10,19]]},"references-count":21,"alternative-id":["10.1145\/3130218.3130231","10.1145\/3130218"],"URL":"https:\/\/doi.org\/10.1145\/3130218.3130231","relation":{},"subject":[],"published":{"date-parts":[[2017,10,19]]},"assertion":[{"value":"2017-10-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}