{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:36:01Z","timestamp":1750221361536,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,19]],"date-time":"2017-10-19T00:00:00Z","timestamp":1508371200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,19]]},"DOI":"10.1145\/3130218.3130236","type":"proceedings-article","created":{"date-parts":[[2017,9,20]],"date-time":"2017-09-20T12:36:22Z","timestamp":1505910982000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Adaptive Manycore Architectures for Big Data Computing"],"prefix":"10.1145","author":[{"given":"Janardhan Rao","family":"Doppa","sequence":"first","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Washington State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryan Gary","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mihailo","family":"Isakov","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Boston University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel A.","family":"Kinsy","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Boston University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyouk Jun","family":"Kwon","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"{n. d.}. Sunway TaihuLight. https:\/\/www.top500.org\/system\/178764. ({n. d.}).  {n. d.}. Sunway TaihuLight. https:\/\/www.top500.org\/system\/178764. ({n. d.})."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1162\/15324430152733124"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000112"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.50"},{"volume-title":"DATE '13","author":"Chia-Hsin O.","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.40"},{"key":"e_1_3_2_1_8_1","unstructured":"F.A. Rezaur Rahman Chowdhury et al. 2017. Select-and-Evaluate: A Learning Framework for Large-Scale Knowledge Graph Search. JMLR 80 (2017).  F.A. Rezaur Rahman Chowdhury et al. 2017. Select-and-Evaluate: A Learning Framework for Large-Scale Knowledge Graph Search. JMLR 80 (2017)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854332"},{"volume-title":"HPCA '09","author":"Hiroki","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","first-page":"1","article-title":"HC-search: A Learning Framework for Search-based Structured Prediction","volume":"50","author":"Janardhan R.","year":"2014","journal-title":"JAIR"},{"key":"e_1_3_2_1_12_1","first-page":"1","article-title":"Structured Prediction via Output Space Search","volume":"15","author":"Janardhan R.","year":"2014","journal-title":"JMLR"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555782"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435287"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060406"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.41"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Natalie E. Jerger et al. 2017. On-Chip Networks Second Edition. Synthesis Lectures on Computer Architecture (2017).   Natalie E. Jerger et al. 2017. On-Chip Networks Second Edition. Synthesis Lectures on Computer Architecture (2017).","DOI":"10.1007\/978-3-031-01755-1"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2425887"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2439276"},{"key":"e_1_3_2_1_20_1","first-page":"2488","article-title":"Wireless NoC and Dynamic VFI Codesign: Energy Efficiency Without Performance Penalty","volume":"24","author":"Ryan G.","year":"2016","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_21_1","first-page":"9","article-title":"Imitation Learning for Dynamic VFI Control in Large-Scale Manycore Systems","volume":"25","author":"Ryan G.","year":"2017","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2604288"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228431"},{"volume":"15","volume-title":"AISTATS '11","author":"St\u00e9phane","key":"e_1_3_2_1_24_1"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522334"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011229"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2059270"},{"volume-title":"ICCAD '17","year":"2017","author":"Monodeep Kar","key":"e_1_3_2_1_28_1"},{"volume-title":"HPEC '14","author":"Michel A.","key":"e_1_3_2_1_29_1"},{"key":"e_1_3_2_1_30_1","unstructured":"Jan M. Rabaey and Anantha Chandrakasan. 2002. Digital Integrated Circuits: A Design Perspective. Prentice Hall Pub.   Jan M. Rabaey and Anantha Chandrakasan. 2002. Digital Integrated Circuits: A Design Perspective. Prentice Hall Pub."}],"event":{"name":"NOCS '17: International Symposium on Networks-on-Chip","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Seoul Republic of Korea","acronym":"NOCS '17"},"container-title":["Proceedings of the Eleventh IEEE\/ACM International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3130218.3130236","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3130218.3130236","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:26:16Z","timestamp":1750213576000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3130218.3130236"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,19]]},"references-count":30,"alternative-id":["10.1145\/3130218.3130236","10.1145\/3130218"],"URL":"https:\/\/doi.org\/10.1145\/3130218.3130236","relation":{},"subject":[],"published":{"date-parts":[[2017,10,19]]},"assertion":[{"value":"2017-10-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}