{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:36:00Z","timestamp":1750221360905,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,19]],"date-time":"2017-10-19T00:00:00Z","timestamp":1508371200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1219001"],"award-info":[{"award-number":["1219001"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["R0011-13-C-0003"],"award-info":[{"award-number":["R0011-13-C-0003"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2013-MA-2384"],"award-info":[{"award-number":["2013-MA-2384"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,19]]},"DOI":"10.1145\/3130218.3130238","type":"proceedings-article","created":{"date-parts":[[2017,9,20]],"date-time":"2017-09-20T12:36:22Z","timestamp":1505910982000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip"],"prefix":"10.1145","author":[{"given":"Young Jin","family":"Yoon","sequence":"first","affiliation":[{"name":"Department of Computer Science, Columbia University, New York, New York and Intel Corporation, Hillsboro, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Mantovani","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Columbia University, New York, New York"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca P.","family":"Carloni","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Columbia University, New York, New York"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"volume-title":"2013 PERFECT (Power Efficiency Revolution For Embedded Computing Technologies) Benchmark Suite Manual","author":"Barker K","key":"e_1_3_2_1_2_1","unstructured":"K Barker 2013 PERFECT (Power Efficiency Revolution For Embedded Computing Technologies) Benchmark Suite Manual . Pacific Northwest National Laboratory and Georgia Tech Research Institute http\/\/hpcpnnl.gov\/projects\/PERFECT\/ K Barker et al 2013 PERFECT (Power Efficiency Revolution For Embedded Computing Technologies) Benchmark Suite Manual. Pacific Northwest National Laboratory and Georgia Tech Research Institute http\/\/hpcpnnl.gov\/projects\/PERFECT\/"},{"key":"e_1_3_2_1_3_1","unstructured":"D Becker 2012 Efficient Microarchitecture for Network-on-Chip Routers PhD Dissertation Stanford University  D Becker 2012 Efficient Microarchitecture for Network-on-Chip Routers PhD Dissertation Stanford University"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905018"},{"key":"e_1_3_2_1_5_1","volume-title":"Dall'Osso et al","author":"M.","year":"2003","unstructured":"M. Dall'Osso et al . 2003 . xpipes: A Latency Insensitive Parameterized Network-on-Chip Architecture for Multi-Processor SoCs . 45--48. M. Dall'Osso et al. 2003. xpipes: A Latency Insensitive Parameterized Network-on-Chip Architecture for Multi-Processor SoCs. 45--48."},{"key":"e_1_3_2_1_6_1","unstructured":"W. J. Dally and B. Towles. 2004. Principles and Practices of Interconnection Networks. Morgan Kaufmann.   W. J. Dally and B. Towles. 2004. Principles and Practices of Interconnection Networks. Morgan Kaufmann."},{"volume-title":"Intl. Symp. on Perf. Analysis of Systems and Software (ISPASS). 194--203","author":"F.","key":"e_1_3_2_1_7_1","unstructured":"F. Fatollahi-Fard et al. 2016. OpenSoC Fabric: On-chip network generator . In Intl. Symp. on Perf. Analysis of Systems and Software (ISPASS). 194--203 . F. Fatollahi-Fard et al. 2016. OpenSoC Fabric: On-chip network generator. In Intl. Symp. on Perf. Analysis of Systems and Software (ISPASS). 194--203."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050175"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.169"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.55"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601881"},{"volume-title":"Intl. Conf. on Field-Programmable Tech. 479--482","author":"Lee J.","key":"e_1_3_2_1_12_1","unstructured":"J. Lee and L. Shannon . 2009. The Effect of Node Size, Heterogeneity, and Network Size on FPGA-based NoCs . In Intl. Conf. on Field-Programmable Tech. 479--482 . J. Lee and L. Shannon. 2009. The Effect of Node Size, Heterogeneity, and Network Size on FPGA-based NoCs. In Intl. Conf. on Field-Programmable Tech. 479--482."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.25"},{"key":"e_1_3_2_1_14_1","volume-title":"Low-Latency Virtual-Channel Routers for On-Chip Networks. In Intl. Symp. on Computer architecture (ISCA). 188--107","author":"Mullins R.","year":"2004","unstructured":"R. Mullins 2004 . Low-Latency Virtual-Channel Routers for On-Chip Networks. In Intl. Symp. on Computer architecture (ISCA). 188--107 . R. Mullins et al. 2004. Low-Latency Virtual-Channel Routers for On-Chip Networks. In Intl. Symp. on Computer architecture (ISCA). 188--107."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2004.1459818"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2157871.2157875"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145703"},{"volume-title":"Intl. Conf. on Field Programmable Logic and Applications. 41--46","author":"Schelle G.","key":"e_1_3_2_1_18_1","unstructured":"G. Schelle and D. Grunwald . 2008. Exploring FPGA Network on Chip Implementations across Various Application and Network Loads . In Intl. Conf. on Field Programmable Logic and Applications. 41--46 . G. Schelle and D. Grunwald. 2008. Exploring FPGA Network on Chip Implementations across Various Application and Network Loads. In Intl. Conf. on Field Programmable Logic and Applications. 41--46."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629941"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1189584"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2006.9"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.1"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837315"}],"event":{"name":"NOCS '17: International Symposium on Networks-on-Chip","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Seoul Republic of Korea","acronym":"NOCS '17"},"container-title":["Proceedings of the Eleventh IEEE\/ACM International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3130218.3130238","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3130218.3130238","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3130218.3130238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:26:16Z","timestamp":1750213576000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3130218.3130238"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,19]]},"references-count":23,"alternative-id":["10.1145\/3130218.3130238","10.1145\/3130218"],"URL":"https:\/\/doi.org\/10.1145\/3130218.3130238","relation":{},"subject":[],"published":{"date-parts":[[2017,10,19]]},"assertion":[{"value":"2017-10-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}