{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:36:01Z","timestamp":1750221361534,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,19]],"date-time":"2017-10-19T00:00:00Z","timestamp":1508371200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,19]]},"DOI":"10.1145\/3130218.3132339","type":"proceedings-article","created":{"date-parts":[[2017,9,20]],"date-time":"2017-09-20T12:36:22Z","timestamp":1505910982000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable"],"prefix":"10.1145","author":[{"given":"Ahmed","family":"Hemani","sequence":"first","affiliation":[{"name":"Dept. of Electronics, School of ICT, KTH, Kista, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Syed Mohammed Asad Hassan","family":"Jafri","sequence":"additional","affiliation":[{"name":"Dept. of Electronics, School of ICT, KTH, Kista, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shayesteh","family":"Masoumian","sequence":"additional","affiliation":[{"name":"School of Electrical & Computer Engineering, University of Tehran, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"A. Hemani A. Jantsch S. Kumar A. Postula J. Oberg M. Millberg D. Lindqvist \"Network on Chip: An architecture for billion transistor era\" Proc. of the IEEE NorChip Conference Nov. 2000.  A. Hemani A. Jantsch S. Kumar A. Postula J. Oberg M. Millberg D. Lindqvist \"Network on Chip: An architecture for billion transistor era\" Proc. of the IEEE NorChip Conference Nov. 2000."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-31596-6_3"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2252030"},{"volume-title":"UC","year":"2006","author":"A","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488850"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-017-0495-0"},{"volume-title":"22nd SBAC-PAD","year":"2010","author":"Shami","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2011.6043232"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"e_1_3_2_1_12_1","first-page":"4917","article-title":"Architecture Enhancements for the ADRES Coarse-Grained Reconfigurable Array","volume":"2008","author":"Bouwens M","year":"2008","journal-title":"HiPEAC"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2044667"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2013.6567579"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.166"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.45"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.08.006"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"S.M.A.H. Jafri N. Farahini and A. Hemani \"SiLago-CoG: Coarse-grained Grid-based design for near tape-out power estimation accuracy at high level\" Proceedings ISVLSI 2017.  S.M.A.H. Jafri N. Farahini and A. Hemani \"SiLago-CoG: Coarse-grained Grid-based design for near tape-out power estimation accuracy at high level\" Proceedings ISVLSI 2017.","DOI":"10.1109\/ISVLSI.2017.15"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2014.05.009"},{"key":"e_1_3_2_1_20_1","first-page":"55","volume-title":"USA:Springer-Verlag","author":"Chabloz A.","year":"2012"},{"volume-title":"2013 14th International Symposium on","year":"2013","author":"Jafri","key":"e_1_3_2_1_21_1"},{"volume-title":"2013 International Conference on","year":"2013","author":"Jafri S.M.A.H.","key":"e_1_3_2_1_22_1"},{"issue":"13","key":"e_1_3_2_1_23_1","first-page":"11","article-title":"Adapteva: More flops less watts","volume":"6","author":"Gwennap","year":"2011","journal-title":"Microprocessor Report"},{"volume-title":"Proc. ISSS Codes","year":"2013","author":"Li N.","key":"e_1_3_2_1_24_1"},{"volume-title":"2013 IEEE International Symposium on","year":"2013","author":"Farahini N.","key":"e_1_3_2_1_25_1"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.42"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2017.59"},{"volume-title":"SOC 2011","year":"2011","author":"Malik A","key":"e_1_3_2_1_28_1"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.224"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"A. Hemani Charting the EDA roadmap. IEEE Circuits Devices Mag. 20 5--10 (2004).  A. Hemani Charting the EDA roadmap. IEEE Circuits Devices Mag. 20 5--10 (2004).","DOI":"10.1109\/MCD.2004.1364768"},{"volume-title":"MA: Kluwer","year":"1992","author":"Michel U.","key":"e_1_3_2_1_31_1"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065652"},{"key":"e_1_3_2_1_33_1","unstructured":"Rick Merritt \"FPGAs add comms cores amid ASIC debate\" EETimes 3\/11\/2013 04: 23 PM EDT.  Rick Merritt \"FPGAs add comms cores amid ASIC debate\" EETimes 3\/11\/2013 04:23 PM EDT."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2013.95"}],"event":{"name":"NOCS '17: International Symposium on Networks-on-Chip","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Seoul Republic of Korea","acronym":"NOCS '17"},"container-title":["Proceedings of the Eleventh IEEE\/ACM International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3130218.3132339","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3130218.3132339","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:26:16Z","timestamp":1750213576000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3130218.3132339"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,19]]},"references-count":34,"alternative-id":["10.1145\/3130218.3132339","10.1145\/3130218"],"URL":"https:\/\/doi.org\/10.1145\/3130218.3132339","relation":{},"subject":[],"published":{"date-parts":[[2017,10,19]]},"assertion":[{"value":"2017-10-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}