{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T00:25:50Z","timestamp":1778199950965,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,19]],"date-time":"2017-10-19T00:00:00Z","timestamp":1508371200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"German Federal Ministry of Education and Research (BMBF)","award":["16ES0566"],"award-info":[{"award-number":["16ES0566"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,19]]},"DOI":"10.1145\/3130265.3138858","type":"proceedings-article","created":{"date-parts":[[2018,1,23]],"date-time":"2018-01-23T13:26:49Z","timestamp":1516714009000},"page":"79-84","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["The extendable translating instruction set simulator (ETISS) interlinked with an MDA framework for fast RISC prototyping"],"prefix":"10.1145","author":[{"given":"Daniel","family":"Mueller-Gritschneder","sequence":"first","affiliation":[{"name":"Technical University of Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keerthikumara","family":"Devarajegowda","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Dittrich","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Ecker","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Greim","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Daniel Aarno and Jakob Engblom. 2014. Software and System Development using Virtual Platforms: Full-System Simulation with Wind River Simics. Morgan Kaufmann.   Daniel Aarno and Jakob Engblom. 2014. Software and System Development using Virtual Platforms: Full-System Simulation with Wind River Simics. Morgan Kaufmann.","DOI":"10.1016\/B978-0-12-800725-9.00006-8"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/857076.857077"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2757206"},{"key":"e_1_3_2_1_4_1","volume-title":"2016 JFJP\/JEEE International Conference on Very Large Scale Integration (VLSI-SoC). 1--6.","author":"Ecker W.","unstructured":"W. Ecker and J. Schreiner . 2016. Introducing Model-of-Things (MoT) and Model-of-Design (MoD) for simpler and more efficient hardware generators . In 2016 JFJP\/JEEE International Conference on Very Large Scale Integration (VLSI-SoC). 1--6. W. Ecker and J. Schreiner. 2016. Introducing Model-of-Things (MoT) and Model-of-Design (MoD) for simpler and more efficient hardware generators. In 2016 JFJP\/JEEE International Conference on Very Large Scale Integration (VLSI-SoC). 1--6."},{"key":"e_1_3_2_1_5_1","volume-title":"Automation & Test in Europe Conference (DATE).","author":"Ecker Wolfgang","year":"2014","unstructured":"Wolfgang Ecker , Michael Velten , Leily Zafari , and Ajay Goyal . 2014 . The meta-modeling approach to system level synthesis.. In Design , Automation & Test in Europe Conference (DATE). Wolfgang Ecker, Michael Velten, Leily Zafari, and Ajay Goyal. 2014. The meta-modeling approach to system level synthesis.. In Design, Automation & Test in Europe Conference (DATE)."},{"key":"e_1_3_2_1_6_1","unstructured":"Damjan Lampret et al. 2014. OPENCORES.ORG OpenRISC 1000 Architecture Manual Architecture Version 1.1. (2014). http:\/\/opencores.org\/or1k\/  Damjan Lampret et al. 2014. OPENCORES.ORG OpenRISC 1000 Architecture Manual Architecture Version 1.1. (2014). http:\/\/opencores.org\/or1k\/"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629446"},{"key":"e_1_3_2_1_8_1","unstructured":"Liangora Research Lab. {n. d.}. What is MDA? Why considering BNPM. ({n. d.}). https:\/\/research.linagora.com\/pages\/viewpage.action?pageId=3639295  Liangora Research Lab. {n. d.}. What is MDA? Why considering BNPM. ({n. d.}). https:\/\/research.linagora.com\/pages\/viewpage.action?pageId=3639295"},{"key":"e_1_3_2_1_9_1","volume-title":"Host-Compiled Simulation. Handbook of Hardware\/Software Codesign","author":"Mueller-Gritschneder Daniel","year":"2017","unstructured":"Daniel Mueller-Gritschneder and Andreas Gerstlauer . 2017. Host-Compiled Simulation. Handbook of Hardware\/Software Codesign ( 2017 ), 1--27. Daniel Mueller-Gritschneder and Andreas Gerstlauer. 2017. Host-Compiled Simulation. Handbook of Hardware\/Software Codesign (2017), 1--27."},{"key":"e_1_3_2_1_10_1","unstructured":"N.N. {n. d.}. The Gem5 Simulator. ({n. d.}). http:\/\/gem5.org\/Main_Page  N.N. {n. d.}. The Gem5 Simulator. ({n. d.}). http:\/\/gem5.org\/Main_Page"},{"key":"e_1_3_2_1_11_1","unstructured":"N.N. {n.d.}. GreenSoCs QBOX. ({n. d.}). https:\/\/www.greensocs.com\/get-started#qbox  N.N. {n.d.}. GreenSoCs QBOX. ({n. d.}). https:\/\/www.greensocs.com\/get-started#qbox"},{"key":"e_1_3_2_1_12_1","unstructured":"N.N. {n. d.}. Imperas OVP. ({n. d.}). http:\/\/www.OVPworld.org  N.N. {n. d.}. Imperas OVP. ({n. d.}). http:\/\/www.OVPworld.org"},{"key":"e_1_3_2_1_13_1","unstructured":"N.N. {n.d.}. Open Source Processor Simulator QEMU. ({n.d.}). http:\/\/wiki.qemu.org\/  N.N. {n.d.}. Open Source Processor Simulator QEMU. ({n.d.}). http:\/\/wiki.qemu.org\/"},{"key":"e_1_3_2_1_14_1","unstructured":"\"OMG\". 2016. MDA - The Architecture of Choice for a Changing World. (2016). http:\/\/www.omg.org\/mda\/  \"OMG\". 2016. MDA - The Architecture of Choice for a Changing World. (2016). http:\/\/www.omg.org\/mda\/"},{"key":"e_1_3_2_1_15_1","volume-title":"Multi-Processor System-on-Chip Prototyping Using Dynamic Binary Translation","author":"P\u00e9trot Fr\u00e9d\u00e9ric","unstructured":"Fr\u00e9d\u00e9ric P\u00e9trot , Luc Michel , and Cl\u00e9ment Deschamps . 2017. Multi-Processor System-on-Chip Prototyping Using Dynamic Binary Translation . Springer Netherlands , Dordrecht , 1--27. Fr\u00e9d\u00e9ric P\u00e9trot, Luc Michel, and Cl\u00e9ment Deschamps. 2017. Multi-Processor System-on-Chip Prototyping Using Dynamic Binary Translation. Springer Netherlands, Dordrecht, 1--27."},{"key":"e_1_3_2_1_16_1","unstructured":"Synopsys. {n.d.}. Virtualizer Tool Website. ({n.d.}). https:\/\/www.synopsys.com\/verification\/virtual-prototyping\/virtualizer.html  Synopsys. {n.d.}. Virtualizer Tool Website. ({n.d.}). https:\/\/www.synopsys.com\/verification\/virtual-prototyping\/virtualizer.html"}],"event":{"name":"ESWEEK'17: THIRTEENTH EMBEDDED SYSTEM WEEK","location":"Seoul South Korea","acronym":"ESWEEK'17","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 28th International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3130265.3138858","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3130265.3138858","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:26:17Z","timestamp":1750213577000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3130265.3138858"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,19]]},"references-count":16,"alternative-id":["10.1145\/3130265.3138858","10.1145\/3130265"],"URL":"https:\/\/doi.org\/10.1145\/3130265.3138858","relation":{},"subject":[],"published":{"date-parts":[[2017,10,19]]},"assertion":[{"value":"2017-10-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}