{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:36Z","timestamp":1750221276766,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T00:00:00Z","timestamp":1506902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,2]]},"DOI":"10.1145\/3132402.3132403","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T12:51:09Z","timestamp":1507812669000},"page":"71-82","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["A bandwidth accurate, flexible and rapid simulating multi-HMC modeling tool"],"prefix":"10.1145","author":[{"given":"Patrick","family":"Siegl","sequence":"first","affiliation":[{"name":"TU Braunschweig, Braunschweig, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainer","family":"Buchty","sequence":"additional","affiliation":[{"name":"TU Braunschweig, Braunschweig, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mladen","family":"Berekovic","sequence":"additional","affiliation":[{"name":"TU Braunschweig, Braunschweig, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0141-9331(02)00013-3"},{"volume-title":"Automation Test in Europe Conference Exhibition (DATE). 1317--1322","author":"Azarkhish E.","key":"e_1_3_2_1_2_1","unstructured":"E. Azarkhish , D. Rossi , I. Loi , and L. Benini . 2015. High performance AXI-4.0 based interconnect for extensible smart memory cubes. In 2015 Design , Automation Test in Europe Conference Exhibition (DATE). 1317--1322 . E. Azarkhish, D. Rossi, I. Loi, and L. Benini. 2015. High performance AXI-4.0 based interconnect for extensible smart memory cubes. In 2015 Design, Automation Test in Europe Conference Exhibition (DATE). 1317--1322."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-30695-7_2"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/944645.944651"},{"key":"e_1_3_2_1_6_1","unstructured":"Arnaldo Carvalho de Melo. 2010. The New Linux 'perf' tools. In Linux Kongress.  Arnaldo Carvalho de Melo. 2010. The New Linux 'perf' tools. In Linux Kongress."},{"key":"e_1_3_2_1_7_1","unstructured":"Karthik Chandrasekar Christian Weis Yonghui Li Sven Goossens Matthias Jung Omar Naji Benny Akesson Norbert Wehn and Kees Goossens. 2011. DRAMPower: Open-source DRAM Power & Energy Estimation Tool. http:\/\/www.drampower.info. (2011).  Karthik Chandrasekar Christian Weis Yonghui Li Sven Goossens Matthias Jung Omar Naji Benny Akesson Norbert Wehn and Kees Goossens. 2011. DRAMPower: Open-source DRAM Power & Energy Estimation Tool. http:\/\/www.drampower.info. (2011)."},{"key":"e_1_3_2_1_8_1","unstructured":"Kevin Chang and Yoongu Kim. 2016. Ramulator#: A fast and lightweight DRAM simulator. https:\/\/github.com\/CMU-SAFARI\/RamulatorSharp. (2016).  Kevin Chang and Yoongu Kim. 2016. Ramulator#: A fast and lightweight DRAM simulator. https:\/\/github.com\/CMU-SAFARI\/RamulatorSharp. (2016)."},{"volume-title":"Automation Test in Europe Conference Exhibition (DATE). 33--38","author":"Chen K.","key":"e_1_3_2_1_10_1","unstructured":"K. Chen , S. Li , N. Muralimanohar , J. H. Ahn , J. B. Brockman , and N. P. Jouppi . 2012. CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory. In 2012 Design , Automation Test in Europe Conference Exhibition (DATE). 33--38 . K. Chen, S. Li, N. Muralimanohar, J. H. Ahn, J. B. Brockman, and N. P. Jouppi. 2012. CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory. In 2012 Design, Automation Test in Europe Conference Exhibition (DATE). 33--38."},{"volume-title":"Computer Architecture (ISCA), 2012 39th Annual International Symposium on. 392--403","author":"Cooper-Balis E.","key":"e_1_3_2_1_13_1","unstructured":"E. Cooper-Balis , P. Rosenfeld , and B. Jacob . 2012. Buffer-on-board memory systems . In Computer Architecture (ISCA), 2012 39th Annual International Symposium on. 392--403 . E. Cooper-Balis, P. Rosenfeld, and B. Jacob. 2012. Buffer-on-board memory systems. In Computer Architecture (ISCA), 2012 39th Annual International Symposium on. 392--403."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_2_1_15_1","series-title":"Lecture Notes in Computer Science","volume-title":"Graphviz --- open source graph drawing tools","author":"Ellson John","unstructured":"John Ellson , Emden Gansner , Lefteris Koutsofios , Stephen North , Gordon Woodhull , Short Description , and Lucent Technologies . 2001. Graphviz --- open source graph drawing tools . In Lecture Notes in Computer Science . Springer-Verlag , 483--484. John Ellson, Emden Gansner, Lefteris Koutsofios, Stephen North, Gordon Woodhull, Short Description, and Lucent Technologies. 2001. Graphviz --- open source graph drawing tools. In Lecture Notes in Computer Science. Springer-Verlag, 483--484."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2833179.2833184"},{"volume-title":"System Design with SystemC","author":"Grotker Thorsten","key":"e_1_3_2_1_17_1","unstructured":"Thorsten Grotker . 2002. System Design with SystemC . Kluwer Academic Publishers , Norwell, MA, USA . Thorsten Grotker. 2002. System Design with SystemC. Kluwer Academic Publishers, Norwell, MA, USA."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844484"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"volume-title":"You Can'T Ignore It, You Can'T Fake It","author":"Jacob Bruce","key":"e_1_3_2_1_20_1","unstructured":"Bruce Jacob . 2009. The Memory System: You Can'T Avoid It , You Can'T Ignore It, You Can'T Fake It . Morgan and Claypool Publishers . Bruce Jacob. 2009. The Memory System: You Can'T Avoid It, You Can'T Ignore It, You Can'T Fake It. Morgan and Claypool Publishers."},{"volume-title":"2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS). 96--105","author":"Jagtap R.","key":"e_1_3_2_1_21_1","unstructured":"R. Jagtap , S. Diestelhorst , A. Hansson , M. Jung , and N. When . 2016. Exploring system performance using elastic traces: Fast, accurate and portable . In 2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS). 96--105 . R. Jagtap, S. Diestelhorst, A. Hansson, M. Jung, and N. When. 2016. Exploring system performance using elastic traces: Fast, accurate and portable. In 2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS). 96--105."},{"key":"e_1_3_2_1_22_1","first-page":"1","article-title":"CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube","volume":"99","author":"Jeon D. I.","year":"2016","unstructured":"D. I. Jeon and K. S. Chung . 2016 . CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube . IEEE Computer Architecture Letters PP , 99 (2016), 1 -- 1 . D. I. Jeon and K. S. Chung. 2016. CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube. IEEE Computer Architecture Letters PP, 99 (2016), 1--1.","journal-title":"IEEE Computer Architecture Letters PP"},{"key":"e_1_3_2_1_23_1","unstructured":"Min Kyu Jeong Doe Hyun Yoon and Mattan Erez. {n. d.}. DrSim: A Platform for Flexible DRAM System Research. ({n. d.}). http:\/\/lph.ece.utexas.edu\/public\/DrSim  Min Kyu Jeong Doe Hyun Yoon and Mattan Erez. {n. d.}. DrSim: A Platform for Flexible DRAM System Research. ({n. d.}). http:\/\/lph.ece.utexas.edu\/public\/DrSim"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.8.63"},{"volume-title":"2013 IEEE 31st International Conference on Computer Design (ICCD). 185--192","author":"Khurshid M. J.","key":"e_1_3_2_1_25_1","unstructured":"M. J. Khurshid and M. Lipasti . 2013. Data compression for thermal mitigation in the Hybrid Memory Cube . In 2013 IEEE 31st International Conference on Computer Design (ICCD). 185--192 . M. J. Khurshid and M. Lipasti. 2013. Data compression for thermal mitigation in the Hybrid Memory Cube. In 2013 IEEE 31st International Conference on Computer Design (ICCD). 185--192."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2618128.2618131"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.43"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.164"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2983623"},{"key":"e_1_3_2_1_31_1","unstructured":"Sparsh Mittal Matthew Poremba Jeffrey Vetter and Yuan Xie. 2015. Exploring Design Space of 3D NVM and eDRAM Caches Using DESTINY Tool. https:\/\/www.academia.edu\/9741921\/Exploring_Design_Space_of_3D_NVM_and_eDRAM_Caches_Using_DESTINY_Tool  Sparsh Mittal Matthew Poremba Jeffrey Vetter and Yuan Xie. 2015. Exploring Design Space of 3D NVM and eDRAM Caches Using DESTINY Tool. https:\/\/www.academia.edu\/9741921\/Exploring_Design_Space_of_3D_NVM_and_eDRAM_Caches_Using_DESTINY_Tool"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007462"},{"volume-title":"Chicago. International Symposium on Microarchitecture.","author":"Muralimanohar Naveen","key":"e_1_3_2_1_33_1","unstructured":"Naveen Muralimanohar , Rajeev Balasubramonian , and Norman P. Jouppi . 2007. CACTI 6.0: A Tool to Model Large Caches. Technical Report. HP Laboratories , Chicago. International Symposium on Microarchitecture. Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P. Jouppi. 2007. CACTI 6.0: A Tool to Model Large Caches. Technical Report. HP Laboratories, Chicago. International Symposium on Microarchitecture."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2435018"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2409732"},{"key":"e_1_3_2_1_36_1","volume-title":"Hybrid Memory Cube (HMC). (August","author":"Pawlowski J. Thomas","year":"2011","unstructured":"J. Thomas Pawlowski . 2011. Hybrid Memory Cube (HMC). (August 2011 ). HOTCHIPS 23 J. Thomas Pawlowski. 2011. Hybrid Memory Cube (HMC). (August 2011). HOTCHIPS23"},{"volume-title":"Automation Test in Europe Conference Exhibition (DATE). 1543--1546","author":"Poremba M.","key":"e_1_3_2_1_37_1","unstructured":"M. Poremba , S. Mittal , D. Li , J. S. Vetter , and Y. Xie . 2015. DESTINY: A tool for modeling emerging 3D NVM and eDRAM caches. In 2015 Design , Automation Test in Europe Conference Exhibition (DATE). 1543--1546 . M. Poremba, S. Mittal, D. Li, J. S. Vetter, and Y. Xie. 2015. DESTINY: A tool for modeling emerging 3D NVM and eDRAM caches. In 2015 Design, Automation Test in Europe Conference Exhibition (DATE). 1543--1546."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2402435"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1964218.1964225"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"volume-title":"The Boost C++ Libraries","author":"Schling Boris","key":"e_1_3_2_1_42_1","unstructured":"Boris Schling . 2011. The Boost C++ Libraries . XML Press . Boris Schling. 2011. The Boost C++ Libraries. XML Press."},{"key":"e_1_3_2_1_43_1","volume-title":"Tezzaron Unveils 3D SRAM. (January","author":"Semiconductor Tezzaron","year":"2005","unstructured":"Tezzaron Semiconductor . 2005. Tezzaron Unveils 3D SRAM. (January 2005 ). Tezzaron Semiconductor. 2005. Tezzaron Unveils 3D SRAM. (January 2005)."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989087"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-016-0473-y"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357093"}],"event":{"name":"MEMSYS 2017: The International Symposium on Memory Systems, 2017","acronym":"MEMSYS 2017","location":"Alexandria Virginia"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132403","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132402.3132403","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:15Z","timestamp":1750212675000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132403"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,2]]},"references-count":43,"alternative-id":["10.1145\/3132402.3132403","10.1145\/3132402"],"URL":"https:\/\/doi.org\/10.1145\/3132402.3132403","relation":{},"subject":[],"published":{"date-parts":[[2017,10,2]]},"assertion":[{"value":"2017-10-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}