{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,3]],"date-time":"2025-11-03T23:01:31Z","timestamp":1762210891098,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T00:00:00Z","timestamp":1506902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1319587"],"award-info":[{"award-number":["1319587"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["Center for Future Architectures Research"],"award-info":[{"award-number":["Center for Future Architectures Research"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,2]]},"DOI":"10.1145\/3132402.3132404","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T12:51:09Z","timestamp":1507812669000},"page":"268-280","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":34,"title":["BATMAN"],"prefix":"10.1145","author":[{"given":"Chiachen","family":"Chou","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}]},{"given":"Aamer","family":"Jaleel","sequence":"additional","affiliation":[{"name":"NVIDIA Research, NVIDIA"}]},{"given":"Moinuddin","family":"Qureshi","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}]}],"member":"320","published-online":{"date-parts":[[2017,10,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2775054.2694381"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133572.1133573"},{"key":"e_1_3_2_1_3_1","volume-title":"in Proc. of Linux Symposium.","author":"Blagodurov Sergey","year":"2011","unstructured":"Sergey Blagodurov and Alexandra Fedorova . 2011 . User-level Scheduling on NUMA Multicore Systems under Linux . In in Proc. of Linux Symposium. Sergey Blagodurov and Alexandra Fedorova. 2011. User-level Scheduling on NUMA Multicore Systems under Linux. In in Proc. of Linux Symposium."},{"key":"e_1_3_2_1_4_1","volume-title":"Micron Reinvents DRAM Memory. Microprocessor Report","author":"Bolaria Jag","year":"2011","unstructured":"Jag Bolaria . 2011. Micron Reinvents DRAM Memory. Microprocessor Report ( 2011 ). Jag Bolaria. 2011. Micron Reinvents DRAM Memory. Microprocessor Report (2011)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106994"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195485"},{"key":"e_1_3_2_1_7_1","volume-title":"Design Automation Conference (ASP-DAC)","author":"Chang D. W.","year":"2013","unstructured":"D. W. Chang , G. Byun , H. Kim , M. Ahn , S. Ryu , N. S. Kim , and M. Schulte . 2013. Reevaluating the latency claims of 3D stacked memories . In Design Automation Conference (ASP-DAC) , 2013 18th Asia and South Pacific. 657--662. D. W. Chang, G. Byun, H. Kim, M. Ahn, S. Ryu, N. S. Kim, and M. Schulte. 2013. Reevaluating the latency claims of 3D stacked memories. In Design Automation Conference (ASP-DAC), 2013 18th Asia and South Pacific. 657--662."},{"key":"e_1_3_2_1_8_1","unstructured":"Niladrish Chatterjee Rajeev Balasubramonian Manjunath Shevgoor Seth H. Pugsley Aniruddha N. Udipi Ali Shafiee Kshitij Sudan and Manu Awasthi. 2012. USIMM. University of Utah.  Niladrish Chatterjee Rajeev Balasubramonian Manjunath Shevgoor Seth H. Pugsley Aniruddha N. Udipi Ali Shafiee Kshitij Sudan and Manu Awasthi. 2012. USIMM. University of Utah."},{"key":"e_1_3_2_1_9_1","volume-title":"BATMAN: Maximizing Bandwidth Utilization of Hybrid Memory Systems. Technical Report. School of Electrical and Computer Engineering","author":"Chou Chiachen","year":"2015","unstructured":"Chiachen Chou , Aamer Jaleel , and Moinuddin Qureshi . 2015 . BATMAN: Maximizing Bandwidth Utilization of Hybrid Memory Systems. Technical Report. School of Electrical and Computer Engineering , Georgia Institute of Technology . Chiachen Chou, Aamer Jaleel, and Moinuddin Qureshi. 2015. BATMAN: Maximizing Bandwidth Utilization of Hybrid Memory Systems. Technical Report. School of Electrical and Computer Engineering, Georgia Institute of Technology."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750387"},{"key":"e_1_3_2_1_12_1","first-page":"092","article-title":"System and method for allocating memory to dissimilar memory devices using quality of service. (July 28 2015)","volume":"9","author":"De S.K.","year":"2015","unstructured":"S.K. De , R.A. Stewart , G.C. Cascaval , and D.T. Chun . 2015 . System and method for allocating memory to dissimilar memory devices using quality of service. (July 28 2015) . US Patent 9 , 092 ,327. S.K. De, R.A. Stewart, G.C. Cascaval, and D.T. Chun. 2015. System and method for allocating memory to dissimilar memory devices using quality of service. (July 28 2015). US Patent 9,092,327.","journal-title":"US Patent"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.50"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054944"},{"volume-title":"Matrix Computations","author":"Golub G.H.","key":"e_1_3_2_1_15_1","unstructured":"G.H. Golub and C.F. Van Loan . 1996. Matrix Computations . Johns Hopkins University Press . G.H. Golub and C.F. Van Loan. 1996. Matrix Computations. Johns Hopkins University Press."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241619"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.36"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241618"},{"key":"e_1_3_2_1_20_1","unstructured":"HMCC. 2013. HMC Specification 1.0. http:\/\/www.hybridmemorycube.org  HMCC. 2013. HMC Specification 1.0. http:\/\/www.hybridmemorycube.org"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68192"},{"volume-title":"Proceedings of the Annual Conference on USENIX Annual Technical Conference (ATEC '03)","author":"Huang Hai","key":"e_1_3_2_1_22_1","unstructured":"Hai Huang , Padmanabhan Pillai , and Kang G. Shin . 2003. Design and Implementation of Power-aware Virtual Memory . In Proceedings of the Annual Conference on USENIX Annual Technical Conference (ATEC '03) . USENIX Association, Berkeley, CA, USA, 5--5. http:\/\/dl.acm.org\/citation.cfm?id=1247340.1247345 Hai Huang, Padmanabhan Pillai, and Kang G. Shin. 2003. Design and Implementation of Power-aware Virtual Memory. In Proceedings of the Annual Conference on USENIX Annual Technical Conference (ATEC '03). USENIX Association, Berkeley, CA, USA, 5--5. http:\/\/dl.acm.org\/citation.cfm?id=1247340.1247345"},{"key":"e_1_3_2_1_23_1","unstructured":"Intel. 2013. Intel Core i7 Processor. http:\/\/www.intel.com\/processor\/corei7\/specifications.html  Intel. 2013. Intel Core i7 Processor. http:\/\/www.intel.com\/processor\/corei7\/specifications.html"},{"key":"e_1_3_2_1_24_1","unstructured":"JEDEC. 2013. DDR4 SPEC.  JEDEC. 2013. DDR4 SPEC."},{"key":"e_1_3_2_1_25_1","unstructured":"JEDEC. 2014. High Bandwidth Memory (HBM) DRAM Gen 2.  JEDEC. 2014. High Bandwidth Memory (HBM) DRAM Gen 2."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/118544.118546"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/2813767.2813788"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"e_1_3_2_1_32_1","volume-title":"Challenges in Heterogeneous Die-Stacked and Off-Chip Memory Systems. In 3rd Workshop on SoCs, Heterogeneous Architectures and Workloads.","author":"Loh Gabriel H.","year":"2012","unstructured":"Gabriel H. Loh , Nuwan Jayasena , Jaewoong Chung , Steven K. Reinhardt , J. Michael O Connor , and Kevin McGrath . 2012 . Challenges in Heterogeneous Die-Stacked and Off-Chip Memory Systems. In 3rd Workshop on SoCs, Heterogeneous Architectures and Workloads. Gabriel H. Loh, Nuwan Jayasena, Jaewoong Chung, Steven K. Reinhardt, J. Michael OConnor, and Kevin McGrath. 2012. Challenges in Heterogeneous Die-Stacked and Off-Chip Memory Systems. In 3rd Workshop on SoCs, Heterogeneous Architectures and Workloads."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_34_1","volume-title":"STREAM: Sustainable Memory Bandwidth in High Performance Computer","author":"McCalpin John D.","year":"1991","unstructured":"John D. McCalpin . 1991 . STREAM: Sustainable Memory Bandwidth in High Performance Computer . http:\/\/www.cs.virginia.edu\/stream\/ John D. McCalpin. 1991. STREAM: Sustainable Memory Bandwidth in High Performance Computer. http:\/\/www.cs.virginia.edu\/stream\/"},{"volume-title":"High Performance Computer Architecture (HPCA), 2015 IEEE 21st International Symposium on.","author":"Meswani M.R.","key":"e_1_3_2_1_35_1","unstructured":"M.R. Meswani , S. Blagodurov , D. Roberts , J. Slice , M. Ignatowski , and G.H. Loh . 2015. Heterogeneous memory architectures: A HW\/SW approach for mixing die-stacked and off-package memories . In High Performance Computer Architecture (HPCA), 2015 IEEE 21st International Symposium on. M.R. Meswani, S. Blagodurov, D. Roberts, J. Slice, M. Ignatowski, and G.H. Loh. 2015. Heterogeneous memory architectures: A HW\/SW approach for mixing die-stacked and off-package memories. In High Performance Computer Architecture (HPCA), 2015 IEEE 21st International Symposium on."},{"key":"e_1_3_2_1_36_1","unstructured":"Micron. 2010. 1Gb_DDR3_SDRAM.  Micron. 2010. 1Gb_DDR3_SDRAM."},{"key":"e_1_3_2_1_37_1","unstructured":"Micron. 2012. Calculating DDR Memory System Power Introduction.  Micron. 2012. Calculating DDR Memory System Power Introduction."},{"key":"e_1_3_2_1_38_1","unstructured":"Micron. 2014. HMC Gen2. Micron.  Micron. 2014. HMC Gen2. Micron."},{"key":"e_1_3_2_1_39_1","unstructured":"NVIDIA. 2014. NVIDIA Pascal. http:\/\/blogs.nvidia.com\/blog\/2014\/03\/25\/gpu-roadmap-pascal\/  NVIDIA. 2014. NVIDIA Pascal. http:\/\/blogs.nvidia.com\/blog\/2014\/03\/25\/gpu-roadmap-pascal\/"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.31"},{"key":"e_1_3_2_1_43_1","volume-title":"2nd Generation Intel Xeon Phi Processor. (Hot-Chips","author":"Sodani Avinash","year":"2015","unstructured":"Avinash Sodani . 2015. Knights Landing (KNL) : 2nd Generation Intel Xeon Phi Processor. (Hot-Chips 2015 ). http:\/\/tinyurl.com\/hotchips-2015-sodani Avinash Sodani. 2015. Knights Landing (KNL): 2nd Generation Intel Xeon Phi Processor. (Hot-Chips 2015). http:\/\/tinyurl.com\/hotchips-2015-sodani"},{"key":"e_1_3_2_1_44_1","volume-title":"Knights Landing Intel Xeon Phi CPU: Path to Parallelism with General Purpose Programming. (Keynote Address HPCA","author":"Sodani Avinash","year":"2016","unstructured":"Avinash Sodani . 2016. Knights Landing Intel Xeon Phi CPU: Path to Parallelism with General Purpose Programming. (Keynote Address HPCA 2016 ). Avinash Sodani. 2016. Knights Landing Intel Xeon Phi CPU: Path to Parallelism with General Purpose Programming. (Keynote Address HPCA 2016)."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"e_1_3_2_1_46_1","volume-title":"Proceedings of the 2015 USENIX Conference on Usenix Annual Technical Conference (USENIXATC '15)","author":"Srikanthan Sharanyan","year":"2015","unstructured":"Sharanyan Srikanthan , Sandhya Dwarkadas , and Kai Shen . 2015 . Data Sharing or Resource Contention: Toward Performance Transparency on Multicore Systems . In Proceedings of the 2015 USENIX Conference on Usenix Annual Technical Conference (USENIXATC '15) . USENIX Association, Berkeley, CA, USA, 529--540. http:\/\/dl.acm.org\/citation.cfm?id=2813767.2813807 Sharanyan Srikanthan, Sandhya Dwarkadas, and Kai Shen. 2015. Data Sharing or Resource Contention: Toward Performance Transparency on Multicore Systems. In Proceedings of the 2015 USENIX Conference on Usenix Annual Technical Conference (USENIXATC '15). USENIX Association, Berkeley, CA, USA, 529--540. http:\/\/dl.acm.org\/citation.cfm?id=2813767.2813807"},{"key":"e_1_3_2_1_47_1","volume-title":"The Era of High Bandwidth Memory. In Hot Chips: A Symposium on High Performance Chips.","author":"Tran Kevin","year":"2016","unstructured":"Kevin Tran . 2016 . The Era of High Bandwidth Memory. In Hot Chips: A Symposium on High Performance Chips. Kevin Tran. 2016. The Era of High Bandwidth Memory. In Hot Chips: A Symposium on High Performance Chips."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"}],"event":{"name":"MEMSYS 2017: The International Symposium on Memory Systems, 2017","acronym":"MEMSYS 2017","location":"Alexandria Virginia"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132404","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132402.3132404","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132402.3132404","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:15Z","timestamp":1750212675000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132404"}},"subtitle":["techniques for maximizing system bandwidth of memory systems with stacked-DRAM"],"short-title":[],"issued":{"date-parts":[[2017,10,2]]},"references-count":48,"alternative-id":["10.1145\/3132402.3132404","10.1145\/3132402"],"URL":"https:\/\/doi.org\/10.1145\/3132402.3132404","relation":{},"subject":[],"published":{"date-parts":[[2017,10,2]]},"assertion":[{"value":"2017-10-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}