{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T09:51:55Z","timestamp":1761126715912,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":60,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T00:00:00Z","timestamp":1506902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1064976, 1247842"],"award-info":[{"award-number":["CCF-1064976, 1247842"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Samsung electronics"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,2]]},"DOI":"10.1145\/3132402.3132410","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T12:51:09Z","timestamp":1507812669000},"page":"205-216","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Mitigating bitline crosstalk noise in DRAM memories"],"prefix":"10.1145","author":[{"given":"Seyed Mohammad","family":"Seyedzadeh","sequence":"first","affiliation":[{"name":"University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"suffix":"Jr","given":"Donald","family":"Kline","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex K.","family":"Jones","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rami","family":"Melhem","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,2]]},"reference":[{"unstructured":"2012. JEDEC. Standard No. 79--3F. DDR3 SDRAM Specification.  2012. JEDEC. Standard No. 79--3F. DDR3 SDRAM Specification.","key":"e_1_3_2_1_1_1"},{"volume-title":"DRAM fault analysis and test generation. TU Delft","author":"Al-Ars Zaid","unstructured":"Zaid Al-Ars . 2005. DRAM fault analysis and test generation. TU Delft , Delft University of Technology . Zaid Al-Ars. 2005. DRAM fault analysis and test generation. TU Delft, Delft University of Technology.","key":"e_1_3_2_1_2_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.5555\/987684.987949"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.5555\/1078036.1079739"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1080\/00207218808945198"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/1454115.1454128"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_8_1","volume-title":"VLSI Technology Short Course","author":"Cha SY","year":"2011","unstructured":"SY Cha . 2011. DRAM and future commodity memories , in VLSI Technology Short Course ( 2011 ). SY Cha. 2011. DRAM and future commodity memories, in VLSI Technology Short Course (2011)."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/2896377.2901453"},{"key":"e_1_3_2_1_10_1","first-page":"310","article-title":"Semiconductor memory configuration with a bit-line twist. (Oct. 30 2001)","volume":"6","author":"Feurle Robert","year":"2001","unstructured":"Robert Feurle , Sabine Mandel , Dominique Savignac , and Helmut Schneider . 2001 . Semiconductor memory configuration with a bit-line twist. (Oct. 30 2001) . US Patent 6 , 310 ,399. Robert Feurle, Sabine Mandel, Dominique Savignac, and Helmut Schneider. 2001. Semiconductor memory configuration with a bit-line twist. (Oct. 30 2001). US Patent 6,310,399.","journal-title":"US Patent"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/1186736.1186737"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/MM.2011.42"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/DSN.2014.32"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/MICRO.2014.62"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1145\/2637364.2592000"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1109\/DSN.2016.30"},{"key":"e_1_3_2_1_17_1","volume-title":"A case for memory content-based detection and mitigation of data-dependent failures in dram","author":"Khan Samira","year":"2016","unstructured":"Samira Khan , Chris Wilkerson , Donghyuk Lee , Alaa R Alameldeen , and Onur Mutlu . 2016. A case for memory content-based detection and mitigation of data-dependent failures in dram . IEEE Computer Architecture Letters ( 2016 ). Samira Khan, Chris Wilkerson, Donghyuk Lee, Alaa R Alameldeen, and Onur Mutlu. 2016. A case for memory content-based detection and mitigation of data-dependent failures in dram. IEEE Computer Architecture Letters (2016)."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/LCA.2014.2332177"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1109\/IEDM.2005.1609340"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1109\/LED.2009.2023248"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1145\/2678373.2665726"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1109\/4.16299"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1109\/HPCA.2013.6522354"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1109\/LED.2009.2038243"},{"key":"e_1_3_2_1_25_1","volume-title":"Automation and Test in Europe Conference and Exhibition (DATE)","author":"Li Jiayin","year":"2014","unstructured":"Jiayin Li and Kartik Mohanram . 2014 . Write-once-memory-code phase change memory. In Design , Automation and Test in Europe Conference and Exhibition (DATE) , 2014. IEEE, 1--6. Jiayin Li and Kartik Mohanram. 2014. Write-once-memory-code phase change memory. In Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014. IEEE, 1--6."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1109\/TCSI.2011.2157741"},{"key":"e_1_3_2_1_27_1","volume-title":"Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","author":"Lim Kyu-Nam","year":"2012","unstructured":"Kyu-Nam Lim , Woong-Ju Jang , Hyung-Sik Won , Kang-Yeol Lee , Hyungsoo Kim , Dong-Whee Kim , Mi-Hyun Cho , Seung-Lo Kim , Jong-Ho Kang , Keun-Woo Park , 2012 . A 1.2 V 23nm 6F 2 4Gb DDR3 SDRAM with local-bitline sense amplifier, hybrid LIO sense amplifier and dummy-less array architecture . In Solid-State Circuits Conference Digest of Technical Papers (ISSCC) , 2012 IEEE International. IEEE, 42--44. Kyu-Nam Lim, Woong-Ju Jang, Hyung-Sik Won, Kang-Yeol Lee, Hyungsoo Kim, Dong-Whee Kim, Mi-Hyun Cho, Seung-Lo Kim, Jong-Ho Kang, Keun-Woo Park, et al. 2012. A 1.2 V 23nm 6F 2 4Gb DDR3 SDRAM with local-bitline sense amplifier, hybrid LIO sense amplifier and dummy-less array architecture. In Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International. IEEE, 42--44."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_28_1","DOI":"10.1145\/2508148.2485928"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_29_1","DOI":"10.1145\/2366231.2337161"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_30_1","DOI":"10.1145\/1065010.1065034"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_31_1","DOI":"10.1109\/HPCA.2015.7056043"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_32_1","DOI":"10.1147\/rd.462.0187"},{"unstructured":"Micron. 2010. DDR3 SDRAM System-Power Calculator. (2010).  Micron. 2010. DDR3 SDRAM System-Power Calculator. (2010).","key":"e_1_3_2_1_33_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_34_1","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"e_1_3_2_1_35_1","volume-title":"Symposium on VLSI Circuits. 81--82","author":"Min Dong","year":"1990","unstructured":"Dong Min , Dong Seo , Jehwan You , Soo Cho , Daeje Chin , and YE Park . 1990 . Wordline coupling noise reduction techniques for scaled DRAMs . In Symposium on VLSI Circuits. 81--82 . Dong Min, Dong Seo, Jehwan You, Soo Cho, Daeje Chin, and YE Park. 1990. Wordline coupling noise reduction techniques for scaled DRAMs. In Symposium on VLSI Circuits. 81--82."},{"key":"e_1_3_2_1_36_1","volume-title":"Solid-State Circuits Conference-Digest of Technical Papers, 2009. ISSCC 2009. IEEE International. IEEE, 128--129","author":"Moon Yongsam","year":"2009","unstructured":"Yongsam Moon , Yong-Ho Cho , Hyun-Bae Lee , Byung-Hoon Jeong , Seok-Hun Hyun , Byung-Chul Kim , In-Chul Jeong , Seong-Young Seo , Jun-Ho Shin , Seok-Woo Choi , 2009 . 1.2 V 1.6 Gb\/s 56nm 6F 2 4Gb DDR3 SDRAM with hybrid-I\/O sense amplifier and segmented sub-array architecture . In Solid-State Circuits Conference-Digest of Technical Papers, 2009. ISSCC 2009. IEEE International. IEEE, 128--129 . Yongsam Moon, Yong-Ho Cho, Hyun-Bae Lee, Byung-Hoon Jeong, Seok-Hun Hyun, Byung-Chul Kim, In-Chul Jeong, Seong-Young Seo, Jun-Ho Shin, Seok-Woo Choi, et al. 2009. 1.2 V 1.6 Gb\/s 56nm 6F 2 4Gb DDR3 SDRAM with hybrid-I\/O sense amplifier and segmented sub-array architecture. In Solid-State Circuits Conference-Digest of Technical Papers, 2009. ISSCC 2009. IEEE International. IEEE, 128--129."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_37_1","DOI":"10.1145\/2508148.2485929"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_38_1","DOI":"10.1109\/4.5933"},{"volume-title":"Int. Math. Forum","author":"Nyblom MA","unstructured":"MA Nyblom . Enumerating binary strings without r-runs of ones . In Int. Math. Forum , Vol. 7 . MA Nyblom. Enumerating binary strings without r-runs of ones. In Int. Math. Forum, Vol. 7.","key":"e_1_3_2_1_39_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_40_1","DOI":"10.1109\/DSN.2015.58"},{"volume-title":"Digital integrated circuits","author":"Rabaey Jan M","unstructured":"Jan M Rabaey , Anantha P Chandrakasan , and Borivoje Nikolic . 2002. Digital integrated circuits . Vol. 2 . Prentice hall Englewood Cliffs . Jan M Rabaey, Anantha P Chandrakasan, and Borivoje Nikolic. 2002. Digital integrated circuits. Vol. 2. Prentice hall Englewood Cliffs.","key":"e_1_3_2_1_41_1"},{"unstructured":"Rambus. 2010. DRAM Power Model. (2010).  Rambus. 2010. DRAM Power Model. (2010).","key":"e_1_3_2_1_42_1"},{"key":"e_1_3_2_1_43_1","volume-title":"Design and Testing, 2002.(MTDT 2002). Proceedings of the 2002 IEEE International Workshop on. IEEE, 123--129","author":"Redeker Michael","year":"2002","unstructured":"Michael Redeker , Bruce F Cockburn , and Duncan G Elliott . 2002 . An investigation into crosstalk noise in DRAM structures. In Memory Technology , Design and Testing, 2002.(MTDT 2002). Proceedings of the 2002 IEEE International Workshop on. IEEE, 123--129 . Michael Redeker, Bruce F Cockburn, and Duncan G Elliott. 2002. An investigation into crosstalk noise in DRAM structures. In Memory Technology, Design and Testing, 2002.(MTDT 2002). Proceedings of the 2002 IEEE International Workshop on. IEEE, 123--129."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_44_1","DOI":"10.1145\/1816038.1815980"},{"key":"e_1_3_2_1_45_1","volume-title":"Electron Devices Meeting, 2008. IEDM 2008. IEEE International. IEEE, 1--4.","author":"Schloesser T","year":"2008","unstructured":"T Schloesser , F Jakubowski , J v Kluge , A Graham , S Slesazeck , M Popp , P Baars , K Muemmler , P Moll , K Wilson , 2008 . 6F 2 buried wordline DRAM cell for 40nm and beyond . In Electron Devices Meeting, 2008. IEDM 2008. IEEE International. IEEE, 1--4. T Schloesser, F Jakubowski, J v Kluge, A Graham, S Slesazeck, M Popp, P Baars, K Muemmler, P Moll, K Wilson, et al. 2008. 6F 2 buried wordline DRAM cell for 40nm and beyond. In Electron Devices Meeting, 2008. IEDM 2008. IEEE International. IEEE, 1--4."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_46_1","DOI":"10.1109\/MICRO.2010.46"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_47_1","DOI":"10.1109\/LCA.2016.2614497"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_48_1","DOI":"10.1145\/2744769.2755440"},{"key":"e_1_3_2_1_49_1","volume-title":"False Reads and Write Faults in STT-RAM. In Dependable Systems and Networks (DSN), 2016 46th Annual IEEE\/IFIP International Conference on. IEEE, 215--226","author":"Seyedzadeh Seyed Mohammad","year":"2016","unstructured":"Seyed Mohammad Seyedzadeh , Rakan Maddah , Alex Jones , and Rami Melhem . 2016 . Leveraging ECC to Mitigate Read Disturbance , False Reads and Write Faults in STT-RAM. In Dependable Systems and Networks (DSN), 2016 46th Annual IEEE\/IFIP International Conference on. IEEE, 215--226 . Seyed Mohammad Seyedzadeh, Rakan Maddah, Alex Jones, and Rami Melhem. 2016. Leveraging ECC to Mitigate Read Disturbance, False Reads and Write Faults in STT-RAM. In Dependable Systems and Networks (DSN), 2016 46th Annual IEEE\/IFIP International Conference on. IEEE, 215--226."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_50_1","DOI":"10.1109\/TC.2016.2525982"},{"unstructured":"D.E. Tuers Y. Ataklti and A. Manohar. 2015. Detection of read disturbances on non-volatile memories through counting of read accesses within divisions of the memory. (Sept. 24 2015). http:\/\/www.google.com\/patents\/WO2015142513A1?cl=en WO Patent App. PCT\/US2015\/018 527.  D.E. Tuers Y. Ataklti and A. Manohar. 2015. Detection of read disturbances on non-volatile memories through counting of read accesses within divisions of the memory. (Sept. 24 2015). http:\/\/www.google.com\/patents\/WO2015142513A1?cl=en WO Patent App. PCT\/US2015\/018 527.","key":"e_1_3_2_1_51_1"},{"unstructured":"North Carolina State Univ. FreePDK45. http:\/\/www.eda.ncsu.edu\/wiki\/. ().  North Carolina State Univ. FreePDK45. http:\/\/www.eda.ncsu.edu\/wiki\/. ().","key":"e_1_3_2_1_52_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_53_1","DOI":"10.1145\/307418.307577"},{"unstructured":"Ad J van de Goor and Ivo Schanstra. 2002. Address and data scrambling: Causes and impact on memory tests. In DELTA. 128--136.   Ad J van de Goor and Ivo Schanstra. 2002. Address and data scrambling: Causes and impact on memory tests. In DELTA. 128--136.","key":"e_1_3_2_1_54_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_55_1","DOI":"10.1109\/HPCA.2006.1598122"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_56_1","DOI":"10.1109\/MICRO.2010.42"},{"unstructured":"Zemo Yang and Samiha Mourad. 2000. Crosstalk in Deep Submicron DRAMs.. In mtdt. 125--130.   Zemo Yang and Samiha Mourad. 2000. Crosstalk in Deep Submicron DRAMs.. In mtdt. 125--130.","key":"e_1_3_2_1_57_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_58_1","DOI":"10.1007\/s10836-006-7486-1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_59_1","DOI":"10.1109\/ISSCC.1988.663708"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_60_1","DOI":"10.1109\/TR.2011.2161698"}],"event":{"acronym":"MEMSYS 2017","name":"MEMSYS 2017: The International Symposium on Memory Systems, 2017","location":"Alexandria Virginia"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132410","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132402.3132410","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132402.3132410","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:15Z","timestamp":1750212675000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132410"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,2]]},"references-count":60,"alternative-id":["10.1145\/3132402.3132410","10.1145\/3132402"],"URL":"https:\/\/doi.org\/10.1145\/3132402.3132410","relation":{},"subject":[],"published":{"date-parts":[[2017,10,2]]},"assertion":[{"value":"2017-10-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}