{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:37Z","timestamp":1750221277146,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T00:00:00Z","timestamp":1506902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Research Council (ERC)","award":["340328"],"award-info":[{"award-number":["340328"]}]},{"name":"European Union","award":["610456"],"award-info":[{"award-number":["610456"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,2]]},"DOI":"10.1145\/3132402.3132412","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T12:51:09Z","timestamp":1507812669000},"page":"337-347","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Rock"],"prefix":"10.1145","author":[{"given":"Dmitry","family":"Knyaginin","sequence":"first","affiliation":[{"name":"Chalmers University of Technology, Gothenburg, Sweden"}]},{"given":"Per","family":"Stenstrom","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology, Gothenburg, Sweden"}]}],"member":"320","published-online":{"date-parts":[[2017,10,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037706"},{"volume-title":"Proc. Symp. on Networked Syst. Design and Implementation. 1--14","author":"Badam A.","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"volume-title":"Proc. Int. Memory Workshop. 1--4.","author":"Bivens A.","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.72"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.56"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.33"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2012.89"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.50"},{"volume-title":"Proc. Int. Symp. on Performance Analysis of Syst. Software. 113--114","author":"Dube P.","key":"e_1_3_2_1_11_1"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054944"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.12"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.69"},{"key":"e_1_3_2_1_15_1","unstructured":"G. Hamerly E. Perelman J. Lau and B. Calder. 2005. SimPoint 3.0: Faster and More Flexible Program Analysis. J. of Instruction-Level Parallelism 7 (Sept. 2005) 1--28.  G. Hamerly E. Perelman J. Lau and B. Calder. 2005. SimPoint 3.0: Faster and More Flexible Program Analysis. J. of Instruction-Level Parallelism 7 (Sept. 2005) 1--28."},{"volume-title":"Memory Systems: Cache, DRAM, Disk.","year":"2007","author":"Jacob B.","key":"e_1_3_2_1_16_1"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.543711"},{"key":"e_1_3_2_1_18_1","unstructured":"D. Knyaginin. 2017. Towards Large-Capacity and Cost-Effective Main Memories. PhD diss. Chalmers University of Technology. (April 2017).  D. Knyaginin. 2017. Towards Large-Capacity and Cost-Effective Main Memories. PhD diss. Chalmers University of Technology. (April 2017)."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2014.18"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"e_1_3_2_1_22_1","unstructured":"Micron Technology Inc. 2006. Micron\u00ae 1Gb: x4 x8 x16 DDR3 SDRAM features. Datasheet www.micron.com. (2006).  Micron Technology Inc. 2006. Micron \u00ae 1Gb: x4 x8 x16 DDR3 SDRAM features. Datasheet www.micron.com. (2006)."},{"key":"e_1_3_2_1_23_1","unstructured":"NASA. 2010. NAS Parallel Benchmarks. www.nas.nasa.gov\/publications\/npb.html. (2010).  NASA. 2010. NAS Parallel Benchmarks. www.nas.nasa.gov\/publications\/npb.html. (2010)."},{"volume-title":"Data Placement in HPC Architectures with Heterogeneous Off-Chip Memory. In Int. Conf. on Comput. Design. 193--200","author":"Pavlovic M.","key":"e_1_3_2_1_24_1"},{"volume-title":"Proc. Int. Symp. on High Performance Comput. Arch. 433--444","author":"Prodromou A.","key":"e_1_3_2_1_25_1"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815981"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/2208008"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"volume-title":"Proc. Int. Symp. on High Performance Comput. Arch. 349--360","author":"Ryoo J. H.","key":"e_1_3_2_1_31_1"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305236"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.56"},{"volume-title":"SPEC CPU2006","year":"2006","author":"SPEC.","key":"e_1_3_2_1_34_1"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000109"},{"volume-title":"Proc. Int. 3D Syst. Integration Conf. 1--5.","author":"Yavits L.","key":"e_1_3_2_1_36_1"},{"volume-title":"Proc. Int. Conf. on Comput. Design. 272--279","author":"Ye D.","key":"e_1_3_2_1_37_1"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378661"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024415"}],"event":{"name":"MEMSYS 2017: The International Symposium on Memory Systems, 2017","acronym":"MEMSYS 2017","location":"Alexandria Virginia"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132412","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132402.3132412","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:15Z","timestamp":1750212675000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132412"}},"subtitle":["a framework for pruning the design space of hybrid main memory systems"],"short-title":[],"issued":{"date-parts":[[2017,10,2]]},"references-count":39,"alternative-id":["10.1145\/3132402.3132412","10.1145\/3132402"],"URL":"https:\/\/doi.org\/10.1145\/3132402.3132412","relation":{},"subject":[],"published":{"date-parts":[[2017,10,2]]},"assertion":[{"value":"2017-10-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}