{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T08:13:57Z","timestamp":1761293637401,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T00:00:00Z","timestamp":1506902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,2]]},"DOI":"10.1145\/3132402.3132413","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T12:51:09Z","timestamp":1507812669000},"page":"196-204","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Memory reliability for cells with strong bit-coupling interference"],"prefix":"10.1145","author":[{"given":"Kfir","family":"Mizrachi","sequence":"first","affiliation":[{"name":"Israel Institute of Technology, Haifa, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ilan","family":"Bloom","sequence":"additional","affiliation":[{"name":"Israel Institute of Technology, Haifa, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuval","family":"Cassuto","sequence":"additional","affiliation":[{"name":"Israel Institute of Technology, Haifa, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2014.140503"},{"key":"e_1_3_2_1_2_1","volume-title":"NROM\/MirrorBit technology for Non-Volatile Memories. Reference module in materials science and materials engineering","author":"Bloom I.","year":"2016","unstructured":"I. Bloom , A. Givant , E. Lusky , A. Shappir , M. Janai and B. Eitan . NROM\/MirrorBit technology for Non-Volatile Memories. Reference module in materials science and materials engineering , Oxford : Elsevier , P.1--10, 2016 . I. Bloom, A. Givant, E. Lusky, A. Shappir, M. Janai and B. Eitan. NROM\/MirrorBit technology for Non-Volatile Memories. Reference module in materials science and materials engineering, Oxford: Elsevier, P.1--10, 2016."},{"key":"e_1_3_2_1_3_1","volume-title":"28th System-On-Chip Conference (SOCC)","author":"J.","year":"2015","unstructured":"J. Xiao-bo, T. Xue-qing and H. Wei-pei . Novel ECC structure and evaluation method for NAND flash memory . 28th System-On-Chip Conference (SOCC) , 2015 . J. Xiao-bo, T. Xue-qing and H. Wei-pei. Novel ECC structure and evaluation method for NAND flash memory. 28th System-On-Chip Conference (SOCC), 2015."},{"key":"e_1_3_2_1_4_1","volume-title":"25th Asian Test Symposium (ATS)","author":"Shyue-Kung L.","year":"2016","unstructured":"L. Shyue-Kung , Z. Shang-Xiu and H. Masaki . Adaptive ECC techniques for yield and reliability enhancement of flash memories . 25th Asian Test Symposium (ATS) , 2016 IEEE. L. Shyue-Kung, Z. Shang-Xiu and H. Masaki. Adaptive ECC techniques for yield and reliability enhancement of flash memories. 25th Asian Test Symposium (ATS), 2016 IEEE."},{"key":"e_1_3_2_1_5_1","volume-title":"17th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Xiao Y.","year":"2012","unstructured":"Y. Xiao , Y. Xie and D. Niu . Low power memristor-based ReRAM design with error correcting code . 17th Asia and South Pacific Design Automation Conference (ASP-DAC) , 2012 . Y. Xiao, Y. Xie and D. Niu. Low power memristor-based ReRAM design with error correcting code. 17th Asia and South Pacific Design Automation Conference (ASP-DAC), 2012."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2014.6855550"},{"key":"e_1_3_2_1_7_1","article-title":"Enabling NAND flash memory use soft-decision error correction codes at minimal read latency overhead","author":"Dong G.","unstructured":"G. Dong , N. Xie and T. Zhang . Enabling NAND flash memory use soft-decision error correction codes at minimal read latency overhead . IEEE Transactions on Circuits and Systems I : regular papers, Vol.60, No.9, Sept 2013. G. Dong, N. Xie and T. Zhang. Enabling NAND flash memory use soft-decision error correction codes at minimal read latency overhead. IEEE Transactions on Circuits and Systems I: regular papers, Vol.60, No.9, Sept 2013.","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2013.2240901"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19930743"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.831835"}],"event":{"name":"MEMSYS 2017: The International Symposium on Memory Systems, 2017","acronym":"MEMSYS 2017","location":"Alexandria Virginia"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132413","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132402.3132413","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:15Z","timestamp":1750212675000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132413"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,2]]},"references-count":10,"alternative-id":["10.1145\/3132402.3132413","10.1145\/3132402"],"URL":"https:\/\/doi.org\/10.1145\/3132402.3132413","relation":{},"subject":[],"published":{"date-parts":[[2017,10,2]]},"assertion":[{"value":"2017-10-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}