{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,6]],"date-time":"2026-01-06T13:47:36Z","timestamp":1767707256031,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T00:00:00Z","timestamp":1506902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"German Research Foundation (DFG)"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,2]]},"DOI":"10.1145\/3132402.3132414","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T12:51:09Z","timestamp":1507812669000},"page":"141-151","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Efficient STT-RAM last-level-cache architecture to replace DRAM cache"],"prefix":"10.1145","author":[{"given":"Fazal","family":"Hameed","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"given":"Christian","family":"Menard","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"given":"Jeronimo","family":"Castrillon","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]}],"member":"320","published-online":{"date-parts":[[2017,10,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2013. Hybrid Memory Cube Consortium: Hybrid Memory Cube Specification. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235. (2013).  2013. Hybrid Memory Cube Consortium: Hybrid Memory Cube Specification. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235. (2013)."},{"key":"e_1_3_2_1_2_1","unstructured":"2017. Standard Performance Evaluation Corporation. http:\/\/www.spec.org. (2017). {Online; accessed 10-March-2017}.  2017. Standard Performance Evaluation Corporation. http:\/\/www.spec.org. (2017). {Online; accessed 10-March-2017}."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2131610"},{"volume-title":"Proceedings of the 15th International Symposium on Quality Electronic Design (ISQED'14)","author":"Bishnoi R.","key":"e_1_3_2_1_4_1","unstructured":"R. Bishnoi , F. Oboril , M. Ebrahimi , and M.B. Tahoori . 2014. Avoiding Unnecessary Write Operations in STT-MRAM for Low Power Implementation . In Proceedings of the 15th International Symposium on Quality Electronic Design (ISQED'14) . 548--553. R. Bishnoi, F. Oboril, M. Ebrahimi, and M.B. Tahoori. 2014. Avoiding Unnecessary Write Operations in STT-MRAM for Low Power Implementation. In Proceedings of the 15th International Symposium on Quality Electronic Design (ISQED'14). 548--553."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241619"},{"volume-title":"Proceedings of the 15th conference on Design, Automation and Test in Europe (DATE). 77--82","author":"Hameed Fazal","key":"e_1_3_2_1_7_1","unstructured":"Fazal Hameed , L. Bauer , and J. Henkel . 2013. Adaptive Cache Management for a Combined SRAM and DRAM Cache Hierarchy for Multi-Cores . In Proceedings of the 15th conference on Design, Automation and Test in Europe (DATE). 77--82 . Fazal Hameed, L. Bauer, and J. Henkel. 2013. Adaptive Cache Management for a Combined SRAM and DRAM Cache Hierarchy for Multi-Cores. In Proceedings of the 15th conference on Design, Automation and Test in Europe (DATE). 77--82."},{"volume-title":"IEEE International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS'13)","author":"Hameed Fazal","key":"e_1_3_2_1_8_1","unstructured":"Fazal Hameed , L. Bauer , and J. Henkel . 2013. Reducing Inter-Core Cache Contention with an Adaptive Bank Mapping Policy in DRAM Cache . In IEEE International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS'13) . Fazal Hameed, L. Bauer, and J. Henkel. 2013. Reducing Inter-Core Cache Contention with an Adaptive Bank Mapping Policy in DRAM Cache. In IEEE International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS'13)."},{"volume-title":"International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'13)","author":"Hameed Fazal","key":"e_1_3_2_1_9_1","unstructured":"Fazal Hameed , L. Bauer , and J. Henkel . 2013. Simultaneously Optimizing DRAM Cache Hit Latency and Miss Rate via Novel Set Mapping Policies . In International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'13) . Fazal Hameed, L. Bauer, and J. Henkel. 2013. Simultaneously Optimizing DRAM Cache Hit Latency and Miss Rate via Novel Set Mapping Policies. In International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'13)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593197"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488488"},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of the 19th conference on Design, Automation and Test in Europe (DATE).","author":"Hameed Fazal","year":"2017","unstructured":"Fazal Hameed and Jeronimo Castrillon . 2017 . Rethinking On-chip DRAM Cache for Simultaneous Performance and Energy Optimization (to appear) . In Proceedings of the 19th conference on Design, Automation and Test in Europe (DATE). Fazal Hameed and Jeronimo Castrillon. 2017. Rethinking On-chip DRAM Cache for Simultaneous Performance and Energy Optimization (to appear). In Proceedings of the 19th conference on Design, Automation and Test in Europe (DATE)."},{"volume-title":"Architecting STT Last-Level-Cache for Performance and Energy Improvement. In 2016 17th International Symposium on Quality Electronic Design (ISQED). 319--324","author":"Hameed Fazal","key":"e_1_3_2_1_13_1","unstructured":"Fazal Hameed and M. B. Tahoori . 2016 . Architecting STT Last-Level-Cache for Performance and Energy Improvement. In 2016 17th International Symposium on Quality Electronic Design (ISQED). 319--324 . Fazal Hameed and M. B. Tahoori. 2016. Architecting STT Last-Level-Cache for Performance and Energy Improvement. In 2016 17th International Symposium on Quality Electronic Design (ISQED). 319--324."},{"key":"e_1_3_2_1_14_1","unstructured":"G. Hamerly E. Perelman J. Lau and B. Calder. 2005. SimPoint 3.0: Faster and More Flexible Program Analysis. Journal of Instruction Level Parallelism 7 (2005).  G. Hamerly E. Perelman J. Lau and B. Calder. 2005. SimPoint 3.0: Faster and More Flexible Program Analysis. Journal of Instruction Level Parallelism 7 (2005)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"volume-title":"Proceedings of the 16th IEEE Symposium on High-Performance Computer Architecture (HPCA). 1--12","author":"Jiang X.","key":"e_1_3_2_1_19_1","unstructured":"X. Jiang , N. Madan , L. Zhao , M. Upton , R. Iyer , S. Makineni , D. Newell , Y. Solihin , and R. Balasubramonian . 2010. CHOP: Adaptive Filter-Based DRAM Caching for CMP Server Platforms . In Proceedings of the 16th IEEE Symposium on High-Performance Computer Architecture (HPCA). 1--12 . X. Jiang, N. Madan, L. Zhao, M. Upton, R. Iyer, S. Makineni, D. Newell, Y. Solihin, and R. Balasubramonian. 2010. CHOP: Adaptive Filter-Based DRAM Caching for CMP Server Platforms. In Proceedings of the 16th IEEE Symposium on High-Performance Computer Architecture (HPCA). 1--12."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.100"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"volume-title":"International Symposium on Performance Analysis of Systems and Software (ISPASS). 256--267","author":"Kultursay E.","key":"e_1_3_2_1_23_1","unstructured":"E. Kultursay , M. Kandemir , A. Sivasubramaniam , and O. Mutlu . 2013. Evaluating STT-RAM as an Energy-Efficient Main Memory Alternative . In International Symposium on Performance Analysis of Systems and Software (ISPASS). 256--267 . E. Kultursay, M. Kandemir, A. Sivasubramaniam, and O. Mutlu. 2013. Evaluating STT-RAM as an Energy-Efficient Main Memory Alternative. In International Symposium on Performance Analysis of Systems and Software (ISPASS). 256--267."},{"volume-title":"Proceedings of the International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 432--433","author":"Lee D. U.","key":"e_1_3_2_1_24_1","unstructured":"D. U. Lee , K. W. Kim , K. W. Kim , H. Kim , J. Y. Kim , Y. J. Park , J. H. Kim , D. S. Kim , H. B. Park , J. W. Shin , J. H. Cho , K. H. Kwon , M. J. Kim , J. Lee , K. W. Park , B. Chung , and S. Hong . 2014. 25.2 A 1.2V 8Gb 8-channel 128GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29nm process and TSV . In Proceedings of the International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 432--433 . D. U. Lee, K. W. Kim, K. W. Kim, H. Kim, J. Y. Kim, Y. J. Park, J. H. Kim, D. S. Kim, H. B. Park, J. W. Shin, J. H. Cho, K. H. Kwon, M. J. Kim, J. Lee, K. W. Park, B. Chung, and S. Hong. 2014. 25.2 A 1.2V 8Gb 8-channel 128GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29nm process and TSV. In Proceedings of the International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 432--433."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.25"},{"volume-title":"Zesto: A Cycle-Level Simulator for Highly Detailed Microarchitecture Exploration. In International Symposium on Performance Analysis of Systems and Software (ISPASS).","author":"Loh G.H.","key":"e_1_3_2_1_28_1","unstructured":"G.H. Loh , S. Subramaniam , and Y. Xie . 2009 . Zesto: A Cycle-Level Simulator for Highly Detailed Microarchitecture Exploration. In International Symposium on Performance Analysis of Systems and Software (ISPASS). G.H. Loh, S. Subramaniam, and Y. Xie. 2009. Zesto: A Cycle-Level Simulator for Highly Detailed Microarchitecture Exploration. In International Symposium on Performance Analysis of Systems and Software (ISPASS)."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378685"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.31"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485958"},{"volume-title":"Proceedings of the 17th IEEE Symposium on High-Performance Computer Architecture (HPCA). 50--61","author":"Smullen C.W.","key":"e_1_3_2_1_35_1","unstructured":"C.W. Smullen , V. Mohan , A. Nigam , S. Gurumurthi , and M.R. Stan . 2011. Relaxing Non-volatility for Fast and Energy-efficient STT-RAM Caches . In Proceedings of the 17th IEEE Symposium on High-Performance Computer Architecture (HPCA). 50--61 . C.W. Smullen, V. Mohan, A. Nigam, S. Gurumurthi, and M.R. Stan. 2011. Relaxing Non-volatility for Fast and Energy-efficient STT-RAM Caches. In Proceedings of the 17th IEEE Symposium on High-Performance Computer Architecture (HPCA). 50--61."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"e_1_3_2_1_37_1","unstructured":"S. Thoziyoor J.H. Muralimanohart R. and Ahn and N. Jouppi. 2008. CACTI 5.1 HPL 2008\/20 HP Labs. (April 2008).  S. Thoziyoor J.H. Muralimanohart R. and Ahn and N. Jouppi. 2008. CACTI 5.1 HPL 2008\/20 HP Labs. (April 2008)."},{"key":"e_1_3_2_1_38_1","unstructured":"Christian Weis Matthias Jung and Nobert Wehn. 2016. 3D Memories. Book chapter in the Handbook of 3D Integration 4 (2016).  Christian Weis Matthias Jung and Nobert Wehn. 2016. 3D Memories. Book chapter in the Handbook of 3D Integration 4 (2016)."},{"volume-title":"Proceedings of the International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 102--103","author":"Wendel D.","key":"e_1_3_2_1_39_1","unstructured":"D. Wendel , R. Kalla , R. Cargoni , J. Clables , J. Friedrich , R. Frech , J. Kahle , B. Sinharoy , W. Starke , S. Taylor , S. Weitzel , S.G. Chu , S. Islam , and V. Zyuban . 2010. The Implementation of POWER7TM: A Highly Parallel and Scalable Multi-core High-end Server Processor . In Proceedings of the International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 102--103 . D. Wendel, R. Kalla, R. Cargoni, J. Clables, J. Friedrich, R. Frech, J. Kahle, B. Sinharoy, W. Starke, S. Taylor, S. Weitzel, S.G. Chu, S. Islam, and V. Zyuban. 2010. The Implementation of POWER7TM: A Highly Parallel and Scalable Multi-core High-end Server Processor. In Proceedings of the International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 102--103."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"}],"event":{"name":"MEMSYS 2017: The International Symposium on Memory Systems, 2017","acronym":"MEMSYS 2017","location":"Alexandria Virginia"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132414","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132402.3132414","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:15Z","timestamp":1750212675000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132414"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,2]]},"references-count":42,"alternative-id":["10.1145\/3132402.3132414","10.1145\/3132402"],"URL":"https:\/\/doi.org\/10.1145\/3132402.3132414","relation":{},"subject":[],"published":{"date-parts":[[2017,10,2]]},"assertion":[{"value":"2017-10-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}