{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:32:26Z","timestamp":1755999146717,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":52,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T00:00:00Z","timestamp":1506902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Fraunhofer High Performance Center for Simulation- and Software-based Innovation"},{"name":"Carl-Zeiss-Stiftung","award":["B4360"],"award-info":[{"award-number":["B4360"]}]},{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["SPP 1500, WE2442\/10-1"],"award-info":[{"award-number":["SPP 1500, WE2442\/10-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007601","name":"Horizon 2020","doi-asserted-by":"publisher","award":["732631"],"award-info":[{"award-number":["732631"]}],"id":[{"id":"10.13039\/501100007601","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,2]]},"DOI":"10.1145\/3132402.3132419","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T12:51:09Z","timestamp":1507812669000},"page":"115-124","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Using run-time reverse-engineering to optimize DRAM refresh"],"prefix":"10.1145","author":[{"given":"Deepak M.","family":"Mathew","sequence":"first","affiliation":[{"name":"University of Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"\u00c9der F.","family":"Zulian","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthias","family":"Jung","sequence":"additional","affiliation":[{"name":"Fraunhofer IESE, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kira","family":"Kraft","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Weis","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruce","family":"Jacob","sequence":"additional","affiliation":[{"name":"University of Maryland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974727"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989084"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.164"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2010.23"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417540"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/2648668.2648720"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750408"},{"key":"e_1_3_2_1_8_1","first-page":"1","volume-title":"Proceedings of the Conference on Design, Automation & Test in Europe, DATE '14","author":"Chandrasekar K.","year":"2014","unstructured":"K. Chandrasekar , S. Goossens , C. Weis , M. Koedam , B. Akesson , N. Wehn , and K. Goossens . Exploiting Expendable Process-margins in DRAMs for Run-time Performance Optimization . In Proceedings of the Conference on Design, Automation & Test in Europe, DATE '14 , pages 173: 1 -- 173 :6, 3001 Leuven, Belgium, Belgium , 2014 . European Design and Automation Association. K. Chandrasekar, S. Goossens, C. Weis, M. Koedam, B. Akesson, N. Wehn, and K. Goossens. Exploiting Expendable Process-margins in DRAMs for Run-time Performance Optimization. In Proceedings of the Conference on Design, Automation & Test in Europe, DATE '14, pages 173:1--173:6, 3001 Leuven, Belgium, Belgium, 2014. European Design and Automation Association."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488762"},{"key":"e_1_3_2_1_10_1","unstructured":"K. Chandrasekar C. Weis Y. Li B. Akesson O. Naji M. Jung N. Wehn and K. Goossens. DRAMPower: Open-source DRAM power & energy estimation tool. http:\/\/www.drampower.info.  K. Chandrasekar C. Weis Y. Li B. Akesson O. Naji M. Jung N. Wehn and K. Goossens. DRAMPower: Open-source DRAM power & energy estimation tool. http:\/\/www.drampower.info."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597663"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2448079"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669156"},{"key":"e_1_3_2_1_17_1","volume-title":"DRAM, Disk","author":"Jacob B.","year":"2010","unstructured":"B. Jacob , S. Ng , and D. Wang . Memory Systems: Cache , DRAM, Disk . Elsevier Science , 2010 . B.Jacob, S. Ng, and D. Wang. Memory Systems: Cache, DRAM, Disk. Elsevier Science, 2010."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2705144"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905002"},{"key":"e_1_3_2_1_20_1","volume-title":"Efficient Reliability Management in SoCs - An Approximate DRAM Perspective. In 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Jung M.","year":"2016","unstructured":"M. Jung , D. M. Mathew , C. Weis , and N. Wehn . Efficient Reliability Management in SoCs - An Approximate DRAM Perspective. In 21st Asia and South Pacific Design Automation Conference (ASP-DAC) , 2016 . M. Jung, D. M. Mathew, C. Weis, and N. Wehn. Efficient Reliability Management in SoCs - An Approximate DRAM Perspective. In 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 2016."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.8.63"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2432516.2432521"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818964"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378619"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485928"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337161"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961296.1950391"},{"key":"e_1_3_2_1_29_1","volume-title":"The Memory Forum","author":"Lucas J.","year":"2014","unstructured":"J. Lucas , M. Alvarez-Mesa , M. Andersch , and B. Juurlink . Sparkk: Quality-Scalable Approximate Storage in DRAM . In The Memory Forum , June 2014 . J. Lucas, M. Alvarez-Mesa, M. Andersch, and B. Juurlink. Sparkk: Quality-Scalable Approximate Storage in DRAM. In The Memory Forum, June 2014."},{"key":"e_1_3_2_1_30_1","unstructured":"Jedec Solid State Technology Association. DDR3 SDRAM (JESD 79--3) 2012.  Jedec Solid State Technology Association. DDR3 SDRAM (JESD 79--3) 2012."},{"key":"e_1_3_2_1_31_1","volume-title":"1Gb: x4, x8, x16 DDR3 SDRAM","author":"Micron Technology Inc.","year":"2006","unstructured":"Micron Technology Inc. 1Gb: x4, x8, x16 DDR3 SDRAM . July 2006 . Micron Technology Inc. 1Gb: x4, x8, x16 DDR3 SDRAM. July 2006."},{"key":"e_1_3_2_1_32_1","unstructured":"Xilinx Inc. Memory Interface Generator (MIG). http:\/\/www.xilinx.com\/products\/intellectual-property\/mig.html 2015 Last Access: 18.02.2015.  Xilinx Inc. Memory Interface Generator (MIG). http:\/\/www.xilinx.com\/products\/intellectual-property\/mig.html 2015 Last Access: 18.02.2015."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485927"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2579669"},{"key":"e_1_3_2_1_35_1","volume-title":"Power and Area Exploration Tool. In Embedded Computer Systems Architectures Modeling and Simulation (SAMOS)","author":"Naji O.","year":"2015","unstructured":"O. Naji , C. Weis , M. Jung , N. Wehn , and A. Hansson . A High-Level DRAM Timing , Power and Area Exploration Tool. In Embedded Computer Systems Architectures Modeling and Simulation (SAMOS) , July 2015 . O. Naji, C. Weis, M. Jung, N. Wehn, and A. Hansson. A High-Level DRAM Timing, Power and Area Exploration Tool. In Embedded Computer Systems Architectures Modeling and Simulation (SAMOS), July 2015."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1007\/11556930_48"},{"key":"e_1_3_2_1_37_1","volume-title":"AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems. Memory, 2(4Gb):20","author":"Qureshi M. K.","year":"2015","unstructured":"M. K. Qureshi , D.-H. Kim , S. Khan , P.J. Nair , and O. Mutlu . AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems. Memory, 2(4Gb):20 , 2015 . M. K. Qureshi, D.-H. Kim, S. Khan, P.J. Nair, and O. Mutlu. AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems. Memory, 2(4Gb):20, 2015."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/2830689.2830702"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2617017"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2512863"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835956"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656340"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974657"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2755865"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-016-0473-y"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835947"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989127"},{"key":"e_1_3_2_1_50_1","first-page":"477","volume-title":"Automation Test in Europe Conference Exhibition (DATE)","author":"Zhang X.","year":"2015","unstructured":"X. Zhang , Y. Zhang , B. R. Childers , and J. Yang . Exploiting DRAM restore time variations in deep sub-micron scaling. In 2015 Design , Automation Test in Europe Conference Exhibition (DATE) , pages 477 -- 482 , March 2015 . X. Zhang, Y. Zhang, B. R. Childers, and J. Yang. Exploiting DRAM restore time variations in deep sub-micron scaling. In 2015 Design, Automation Test in Europe Conference Exhibition (DATE), pages 477--482, March 2015."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446093"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-015-5352-4"}],"event":{"name":"MEMSYS 2017: The International Symposium on Memory Systems, 2017","acronym":"MEMSYS 2017","location":"Alexandria Virginia"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132419","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132402.3132419","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:15Z","timestamp":1750212675000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132419"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,2]]},"references-count":52,"alternative-id":["10.1145\/3132402.3132419","10.1145\/3132402"],"URL":"https:\/\/doi.org\/10.1145\/3132402.3132419","relation":{},"subject":[],"published":{"date-parts":[[2017,10,2]]},"assertion":[{"value":"2017-10-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}