{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:36Z","timestamp":1750221276618,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T00:00:00Z","timestamp":1506902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,2]]},"DOI":"10.1145\/3132402.3132422","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T12:51:09Z","timestamp":1507812669000},"page":"411-420","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Performance analysis for using non-volatile memory DIMMs"],"prefix":"10.1145","author":[{"given":"Amro","family":"Awad","sequence":"first","affiliation":[{"name":"University of Central Florida"}]},{"given":"Simon","family":"Hammond","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories"}]},{"given":"Clay","family":"Hughes","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories"}]},{"given":"Arun","family":"Rodrigues","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories"}]},{"given":"Scott","family":"Hemmert","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories"}]},{"given":"Robert","family":"Hoekstra","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories"}]}],"member":"320","published-online":{"date-parts":[[2017,10,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"{n. d.}. 4RCD0124K DDR4 http:\/\/www.idt.com\/. ({n. d.}).  {n. d.}. 4RCD0124K DDR4 http:\/\/www.idt.com\/. ({n. d.})."},{"key":"e_1_3_2_1_2_1","unstructured":"{n. d.}. CAB4A DDR4 http:\/\/www.ti.com\/lit\/ds\/symlink\/cab4a.pdf. ({n. d.}).  {n. d.}. CAB4A DDR4 http:\/\/www.ti.com\/lit\/ds\/symlink\/cab4a.pdf. ({n. d.})."},{"key":"e_1_3_2_1_3_1","unstructured":"{n. d.}. Intel 3D XPoint. ({n. d.}). http:\/\/newsroom.intel.com\/docs\/DOC-6713  {n. d.}. Intel 3D XPoint. ({n. d.}). http:\/\/newsroom.intel.com\/docs\/DOC-6713"},{"key":"e_1_3_2_1_4_1","unstructured":"{n. d.}. Published U.S Patent Application. Dynamic partial power down of memory-side cache in a 2-level memory hierarchy PCT\/US2011\/066302. ({n. d.}). https:\/\/www.google.com\/patents\/US20140304475  {n. d.}. Published U.S Patent Application. Dynamic partial power down of memory-side cache in a 2-level memory hierarchy PCT\/US2011\/066302. ({n. d.}). https:\/\/www.google.com\/patents\/US20140304475"},{"key":"e_1_3_2_1_5_1","unstructured":"2008. International Technology Roadmap for Semiconductors. (2008).  2008. International Technology Roadmap for Semiconductors. (2008)."},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of the 3rd USENIX Conference on Hot Topics in Storage and File Systems (HotStorage'11)","author":"Akel Ameen","year":"2011","unstructured":"Ameen Akel , Adrian M. Caulfield , Todor I. Mollov , Rajesh K. Gupta , and Steven Swanson . 2011 . Onyx: A Protoype Phase Change Memory Storage Array . In Proceedings of the 3rd USENIX Conference on Hot Topics in Storage and File Systems (HotStorage'11) . USENIX Association, Berkeley, CA, USA, 2--2. http:\/\/dl.acm.org\/citation.cfm?id= 2002218.2002220 Ameen Akel, Adrian M. Caulfield, Todor I. Mollov, Rajesh K. Gupta, and Steven Swanson. 2011. Onyx: A Protoype Phase Change Memory Storage Array. In Proceedings of the 3rd USENIX Conference on Hot Topics in Storage and File Systems (HotStorage'11). USENIX Association, Berkeley, CA, USA, 2--2. http:\/\/dl.acm.org\/citation.cfm?id=2002218.2002220"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926284"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872377"},{"key":"e_1_3_2_1_9_1","volume-title":"Arun F Rodrigues, Simon David Hammond, Robert J Hoekstra, and Clayton Hughes.","author":"Awad Amro","year":"2017","unstructured":"Amro Awad , Gwendolyn Renae Voskuilen , Arun F Rodrigues, Simon David Hammond, Robert J Hoekstra, and Clayton Hughes. 2017 . Messier : A Detailed NVM-Based DIMM Model for the SST Simulation Framework. Technical Report. Sandia National Laboratories (SNL-NM), Albuquerque, NM (United States) . Amro Awad, Gwendolyn Renae Voskuilen, Arun F Rodrigues, Simon David Hammond, Robert J Hoekstra, and Clayton Hughes. 2017. Messier: A Detailed NVM-Based DIMM Model for the SST Simulation Framework. Technical Report. Sandia National Laboratories (SNL-NM), Albuquerque, NM (United States)."},{"volume-title":"http:\/\/www.dramexchange.com\/DRAM\/NVRAM Spot Prices. (May 4","year":"2017","key":"e_1_3_2_1_10_1","unstructured":"dramexchange.com. 2017. DRAMeXchange. http:\/\/www.dramexchange.com\/DRAM\/NVRAM Spot Prices. (May 4 2017 ). dramexchange.com. 2017. DRAMeXchange. http:\/\/www.dramexchange.com\/DRAM\/NVRAM Spot Prices. (May 4 2017)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.3422"},{"key":"e_1_3_2_1_12_1","unstructured":"Geoffrey Gunow John Tramm Benoit Forget Kord Smith and Tim He. {n. d.}. Simplemoc-a performance abstraction for 3d moc. ({n. d.}).  Geoffrey Gunow John Tramm Benoit Forget Kord Smith and Tim He. {n. d.}. Simplemoc-a performance abstraction for 3d moc. ({n. d.})."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989117"},{"volume-title":"Technical Report LLNL-TR-641973.","author":"Karlin Ian","key":"e_1_3_2_1_15_1","unstructured":"Ian Karlin , Jeff Keasler , and Rob Neely . 2013. LULESH 2.0 Updates and Changes. Technical Report LLNL-TR-641973. Lawrence Livermore National Lab . 1--9 pages. Ian Karlin, Jeff Keasler, and Rob Neely. 2013. LULESH 2.0 Updates and Changes. Technical Report LLNL-TR-641973. Lawrence Livermore National Lab. 1--9 pages."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337164"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056042"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485929"},{"volume-title":"Computer Design (ICCD), 2013 IEEE 31st International Conference on. 193--200","author":"Pavlovic M.","key":"e_1_3_2_1_21_1","unstructured":"M. Pavlovic , N. Puzovic , and A. Ramirez . 2013. Data placement in HPC architectures with heterogeneous off-chip memory . In Computer Design (ICCD), 2013 IEEE 31st International Conference on. 193--200 . M. Pavlovic, N. Puzovic, and A. Ramirez. 2013. Data placement in HPC architectures with heterogeneous off-chip memory. In Computer Design (ICCD), 2013 IEEE 31st International Conference on. 193--200."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2402435"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1964218.1964225"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818974"},{"key":"e_1_3_2_1_29_1","unstructured":"John R Tramm Andrew R Siegel Tanzima Islam and Martin Schulz. {n. d.}. XSBench-the development and verification of a performance abstraction for Monte Carlo reactor analysis. ({n. d.}).  John R Tramm Andrew R Siegel Tanzima Islam and Martin Schulz. {n. d.}. XSBench-the development and verification of a performance abstraction for Monte Carlo reactor analysis. ({n. d.})."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"}],"event":{"name":"MEMSYS 2017: The International Symposium on Memory Systems, 2017","acronym":"MEMSYS 2017","location":"Alexandria Virginia"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132422","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132402.3132422","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:15Z","timestamp":1750212675000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132422"}},"subtitle":["opportunities and challenges"],"short-title":[],"issued":{"date-parts":[[2017,10,2]]},"references-count":27,"alternative-id":["10.1145\/3132402.3132422","10.1145\/3132402"],"URL":"https:\/\/doi.org\/10.1145\/3132402.3132422","relation":{},"subject":[],"published":{"date-parts":[[2017,10,2]]},"assertion":[{"value":"2017-10-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}