{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:38Z","timestamp":1750308578832,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T00:00:00Z","timestamp":1506902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,2]]},"DOI":"10.1145\/3132402.3132433","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T12:51:09Z","timestamp":1507812669000},"page":"166-176","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Probabilistic replacement strategies for improving the lifetimes of NVM-based caches"],"prefix":"10.1145","author":[{"given":"Elizabeth","family":"Reed","sequence":"first","affiliation":[{"name":"University of Illinois"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alaa R.","family":"Alameldeen","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Helia","family":"Naeimi","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrick","family":"Stolt","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2390225"},{"key":"e_1_3_2_1_2_1","first-page":"5B","volume-title":"Understanding pulsed-cycling variability and endurance in HfOx RRAM,\" 2015 IEEE International Reliability Physics Symposium","author":"Balatti S.","year":"2015","unstructured":"S. Balatti , \" Understanding pulsed-cycling variability and endurance in HfOx RRAM,\" 2015 IEEE International Reliability Physics Symposium , Monterey, CA , 2015 , pp. 5B .3.1--5B.3.6. S. Balatti et al., \"Understanding pulsed-cycling variability and endurance in HfOx RRAM,\" 2015 IEEE International Reliability Physics Symposium, Monterey, CA, 2015, pp. 5B.3.1--5B.3.6."},{"key":"e_1_3_2_1_3_1","volume-title":"A probabilistic CMOS switch and its realization by exploiting noise,\" in Proceedings of The IFIP International Conference on Very Large Scale Integration","author":"Cheemalavagu S.","year":"2005","unstructured":"S. Cheemalavagu , P. Korkmaz , K. V. Palem , B. E. S. Akgul , and L. N. Chakrapani , \" A probabilistic CMOS switch and its realization by exploiting noise,\" in Proceedings of The IFIP International Conference on Very Large Scale Integration , 2005 . S. Cheemalavagu, P. Korkmaz, K. V. Palem, B. E. S. Akgul, and L. N. Chakrapani, \"A probabilistic CMOS switch and its realization by exploiting noise,\" in Proceedings of The IFIP International Conference on Very Large Scale Integration, 2005."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2042041"},{"key":"e_1_3_2_1_5_1","first-page":"73","volume-title":"ISLPED 2011","author":"Chen Y.","year":"2011","unstructured":"Y. Chen , W.-F. Wong , H. Li , and C.-K. Koh , \"Processor caches built using multi-level spin-transfer torque ram cells,\" in Proc . ISLPED 2011 , 2011 , pp. 73 -- 78 . Y. Chen, W.-F. Wong, H. Li, and C.-K. Koh, \"Processor caches built using multi-level spin-transfer torque ram cells,\" in Proc. ISLPED 2011, 2011, pp. 73--78."},{"key":"e_1_3_2_1_6_1","first-page":"67","volume-title":"ISLPED","author":"Cong J.","year":"2011","unstructured":"J. Cong , K. Gururaj , H. Hunag , C. Liu , G. Reinman , and Y. Zou , \" An Energy-Efficient Adaptive Hybrid Cache,\" in Proc . ISLPED , 2011 , pp. 67 -- 72 . J. Cong, K. Gururaj, H. Hunag, C. Liu, G. Reinman, and Y. Zou, \"An Energy-Efficient Adaptive Hybrid Cache,\" in Proc. ISLPED, 2011, pp. 67--72."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01934993"},{"key":"e_1_3_2_1_8_1","volume-title":"OpenGL Benchmark for Windows, Linux and OS X - Geeks3D.com","author":"Stress Test GPU","year":"2012","unstructured":"GpuTest - Cross-Platform GPU Stress Test , OpenGL Benchmark for Windows, Linux and OS X - Geeks3D.com , 2012 , http:\/\/www.geeks3d.com\/gputest, Accessed April 2016. GpuTest - Cross-Platform GPU Stress Test, OpenGL Benchmark for Windows, Linux and OS X - Geeks3D.com, 2012, http:\/\/www.geeks3d.com\/gputest, Accessed April 2016."},{"key":"e_1_3_2_1_9_1","volume-title":"Challenges and prospects,\" in AAPPS Bulletin, 18(6)","author":"Huai Y.","year":"2008","unstructured":"Y. Huai . \"Spin-transfer torque MRAM (STT-MRAM) : Challenges and prospects,\" in AAPPS Bulletin, 18(6) , 2008 . Y. Huai. \"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects,\" in AAPPS Bulletin, 18(6), 2008."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/2016802.2016827"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2374291"},{"key":"e_1_3_2_1_13_1","first-page":"52","volume-title":"2011 Symposium, IEEE","author":"Kim Y. B.","year":"2011","unstructured":"Y. B. Kim , S. R. Lee , D. Lee , C. B. Lee , M. Chang , J. H. Hur , M. J. Lee , G. S. Park , C. J. Kim , U. I. Chung , and I. K. Yoo . \" Bi-layered RRAM with unlimited endurance and extremely uniform switching,\" in VLSI Technology (VLSIT) , 2011 Symposium, IEEE , 2011 , pp. 52 -- 53 . Y. B. Kim, S. R. Lee, D. Lee, C. B. Lee, M. Chang, J. H. Hur, M. J. Lee, G. S. Park, C. J. Kim, U. I. Chung, and I. K. Yoo. \"Bi-layered RRAM with unlimited endurance and extremely uniform switching,\" in VLSI Technology (VLSIT), 2011 Symposium, IEEE, 2011, pp. 52--53."},{"key":"e_1_3_2_1_14_1","first-page":"256","volume-title":"2013 IEEE International Symposium","author":"K\u00fclt\u00fcrsay E.","year":"2013","unstructured":"E. K\u00fclt\u00fcrsay , M. Kandemir , A. Sivasubramaniam , and O. Mutlu . \" Evaluating STT-RAM as an energy-efficient main memory alternative,\" in Performance Analysis of Systems and Software (ISPASS) , 2013 IEEE International Symposium , April 2013 , pp. 256 -- 267 . E. K\u00fclt\u00fcrsay, M. Kandemir, A. Sivasubramaniam, and O. Mutlu. \"Evaluating STT-RAM as an energy-efficient main memory alternative,\" in Performance Analysis of Systems and Software (ISPASS), 2013 IEEE International Symposium, April 2013, pp. 256--267."},{"key":"e_1_3_2_1_15_1","first-page":"19.7.1","volume-title":"2010 IEEE International","author":"Lee H. Y.","year":"2010","unstructured":"H. Y. Lee , Y. S. Chen , P. S. Chen , P. Y. Gu , Y. Y. Hsu , S. M. Wang , W. H. Liu , C. H. Tsai , S. S. Sheu , P. C. Chiang , and W. P. Lin . \" Evidence and solution of over-RESET problem for HfO x based resistive memory with sub-ns switching speed and high endurance,\" in Electron Devices Meeting (IEDM) , 2010 IEEE International , 2010 , pp. 19.7.1 -- 19.7.4 . H. Y. Lee, Y. S. Chen, P. S. Chen, P. Y. Gu, Y. Y. Hsu, S. M. Wang, W. H. Liu, C. H. Tsai, S. S. Sheu, P. C. Chiang, and W. P. Lin. \"Evidence and solution of over-RESET problem for HfO x based resistive memory with sub-ns switching speed and high endurance,\" in Electron Devices Meeting (IEDM), 2010 IEEE International, 2010, pp. 19.7.1--4."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1201\/b10935"},{"key":"e_1_3_2_1_17_1","volume-title":"Fully functional perpendicular STT-MRAM macro embedded in 40 nm logic for energy-efficient IOT applications,\" in 2015 IEEE International Electron Devices Meeting (IEDM)","author":"Lu Y.","year":"2015","unstructured":"Y. Lu , . \" Fully functional perpendicular STT-MRAM macro embedded in 40 nm logic for energy-efficient IOT applications,\" in 2015 IEEE International Electron Devices Meeting (IEDM) , 2015 . Y. Lu, et al.. \"Fully functional perpendicular STT-MRAM macro embedded in 40 nm logic for energy-efficient IOT applications,\" in 2015 IEEE International Electron Devices Meeting (IEDM), 2015."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_19_1","article-title":"Overview of emerging nonvolatile memory technologies","volume":"1","author":"Meena J. S.","year":"2014","unstructured":"J. S. Meena , S. M. Sze , U. Chand , and T. Y. Tseng . \" Overview of emerging nonvolatile memory technologies ,\" in Nanoscale Research Letters, 9 . 1 , 2014 . J. S. Meena, S. M. Sze, U. Chand, and T. Y. Tseng. \"Overview of emerging nonvolatile memory technologies,\" in Nanoscale Research Letters, 9.1, 2014.","journal-title":"Nanoscale Research Letters, 9"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2389113"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/359619.359627"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2010.2"},{"key":"e_1_3_2_1_24_1","volume-title":"http:\/\/www.spec.org\/cpu2006","author":"Benchmark SPEC","year":"2006","unstructured":"SPEC Benchmark , http:\/\/www.spec.org\/cpu2006 , 2006 . SPEC Benchmark, http:\/\/www.spec.org\/cpu2006, 2006."},{"key":"e_1_3_2_1_25_1","first-page":"1","article-title":"Endurance-write-speed tradeoffs in nonvolatile memories","volume":"4","author":"Strukov D. B.","year":"2016","unstructured":"D. B. Strukov . \" Endurance-write-speed tradeoffs in nonvolatile memories ,\" in Applied Physics A, 122 . 4 , 2016 , pp. 1 -- 4 . D. B. Strukov. \"Endurance-write-speed tradeoffs in nonvolatile memories,\" in Applied Physics A, 122.4, 2016, pp. 1--4.","journal-title":"Applied Physics A, 122"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522322"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555759"}],"event":{"name":"MEMSYS 2017: The International Symposium on Memory Systems, 2017","acronym":"MEMSYS 2017","location":"Alexandria Virginia"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132433","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132402.3132433","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:56Z","timestamp":1750273496000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132433"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,2]]},"references-count":28,"alternative-id":["10.1145\/3132402.3132433","10.1145\/3132402"],"URL":"https:\/\/doi.org\/10.1145\/3132402.3132433","relation":{},"subject":[],"published":{"date-parts":[[2017,10,2]]},"assertion":[{"value":"2017-10-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}