{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:39Z","timestamp":1750308579117,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T00:00:00Z","timestamp":1506902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"U.S. Army Research Laboratory (ARL)","award":["W911NF-07- 2-0027"],"award-info":[{"award-number":["W911NF-07- 2-0027"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,2]]},"DOI":"10.1145\/3132402.3132440","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T12:51:09Z","timestamp":1507812669000},"page":"152-165","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["LMStr"],"prefix":"10.1145","author":[{"given":"Nafiul Alam","family":"Siddique","sequence":"first","affiliation":[{"name":"New Mexico State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdel-Hameed A.","family":"Badawy","sequence":"additional","affiliation":[{"name":"New Mexico State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeanine","family":"Cook","sequence":"additional","affiliation":[{"name":"Sandia National Laboratory"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Resnick","sequence":"additional","affiliation":[{"name":"Sandia National Laboratory"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389117"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750411"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377906"},{"key":"e_1_3_2_1_5_1","volume-title":"The Efficacy of Software Prefetching and Locality Optimizations on Future Memory Systems. J. Instruction-Level Parallelism","author":"Badawy Abdel-Hameed A.","year":"2004","unstructured":"Abdel-Hameed A. Badawy , Aneesh Aggarwal , Donald Yeung , and Chau-Wen Tseng . 2004. The Efficacy of Software Prefetching and Locality Optimizations on Future Memory Systems. J. Instruction-Level Parallelism Vol. 6 ( 2004 ). Abdel-Hameed A. Badawy, Aneesh Aggarwal, Donald Yeung, and Chau-Wen Tseng. 2004. The Efficacy of Software Prefetching and Locality Optimizations on Future Memory Systems. J. Instruction-Level Parallelism Vol. 6 (2004)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1879015"},{"volume-title":"Automation Test in Europe Conference Exhibition (DATE). 593--598","author":"Bai K.","key":"e_1_3_2_1_7_1","unstructured":"K. Bai and A. Shrivastava . 2013. Automatic and efficient heap data management for Limited Local Memory multicore architectures. In 2013 Design , Automation Test in Europe Conference Exhibition (DATE). 593--598 . K. Bai and A. Shrivastava. 2013. Automatic and efficient heap data management for Limited Local Memory multicore architectures. In 2013 Design, Automation Test in Europe Conference Exhibition (DATE). 593--598."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2011.6043275"},{"volume-title":"Proceedings of the 21st International Conference on Integrated Circuit and System Design: Power and Timing Modeling, Optimization, and Simulation (PATMOS'11)","author":"Jos\u00e9","key":"e_1_3_2_1_9_1","unstructured":"Jos\u00e9 V. Busquets-Mataix and Carlos Catal\u00e1. 2011. Architecture Extensions for Efficient Management of Scratch-pad Memory . In Proceedings of the 21st International Conference on Integrated Circuit and System Design: Power and Timing Modeling, Optimization, and Simulation (PATMOS'11) . Springer-Verlag, Berlin, Heidelberg, 43--52. Jos\u00e9 V. Busquets-Mataix and Carlos Catal\u00e1. 2011. Architecture Extensions for Efficient Management of Scratch-pad Memory. In Proceedings of the 21st International Conference on Integrated Circuit and System Design: Power and Timing Modeling, Optimization, and Simulation (PATMOS'11). Springer-Verlag, Berlin, Heidelberg, 43--52."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/800230.806984"},{"volume-title":"IEEE\/ACM International Symposium on Low Power Electronics and Design. 67--72","author":"Cong J.","key":"e_1_3_2_1_11_1","unstructured":"J. Cong , K. Gururaj , H. Huang , C. Liu , G. Reinman , and Y. Zou . 2011. An energy-efficient adaptive hybrid cache . In IEEE\/ACM International Symposium on Low Power Electronics and Design. 67--72 . J. Cong, K. Gururaj, H. Huang, C. Liu, G. Reinman, and Y. Zou. 2011. An energy-efficient adaptive hybrid cache. In IEEE\/ACM International Symposium on Low Power Electronics and Design. 67--72."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.79"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2238990"},{"key":"e_1_3_2_1_14_1","volume-title":"Sandia National Laboratories. Tech. Rep. SAND2009--5574","volume":"3","author":"Heroux AM. A.","year":"2009","unstructured":"AM. A. Heroux , D. W. Doefler , P. S. Crozier , J. Willenbring , C. H. Edwards , and A. Williams . 2009. Improving Performance via Mini-applications . Sandia National Laboratories. Tech. Rep. SAND2009--5574 Vol. 3 ( 2009 ). AM. A. Heroux, D. W. Doefler, P. S. Crozier, J. Willenbring, C. H. Edwards, and A. Williams. 2009. Improving Performance via Mini-applications. Sandia National Laboratories. Tech. Rep. SAND2009--5574 Vol. 3 (2009)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382603"},{"volume-title":"Workload Characterization (IISWC), 2013 IEEE International Symposium on. 56--65","author":"Kestor G.","key":"e_1_3_2_1_16_1","unstructured":"G. Kestor and R. Gioiosa . 2013. Quantifying the energy cost of data movement in scientific applications . In Workload Characterization (IISWC), 2013 IEEE International Symposium on. 56--65 . G. Kestor and R. Gioiosa. 2013. Quantifying the energy cost of data movement in scientific applications. In Workload Characterization (IISWC), 2013 IEEE International Symposium on. 56--65."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750374"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.42"},{"key":"e_1_3_2_1_19_1","unstructured":"David Levinthal. 2009. Performance analysis guide for intel core i7 processor and intel xeon 5500 processors. (2009).  David Levinthal. 2009. Performance analysis guide for intel core i7 processor and intel xeon 5500 processors. (2009)."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.27"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5626\/JCSE.2015.9.2.51"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488918"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2738039"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"e_1_3_2_1_26_1","unstructured":"Naveen Muralimanohar Rajeev Balasubramonian and Norman P Jouppi. 2009. CACTI 6.0: A tool to model large caches. (2009).  Naveen Muralimanohar Rajeev Balasubramonian and Norman P Jouppi. 2009. CACTI 6.0: A tool to model large caches. (2009)."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1509288.1509293"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/787260.787762"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/348019.348570"},{"volume-title":"Automation Test in Europe Conference Exhibition, 2007. DATE '07. 1--6.","author":"Puaut I.","key":"e_1_3_2_1_30_1","unstructured":"I. Puaut and C. Pais . 2007. Scratchpad memories vs locked caches in hard realtime systems: a quantitative comparison. In Design , Automation Test in Europe Conference Exhibition, 2007. DATE '07. 1--6. I. Puaut and C. Pais. 2007. Scratchpad memories vs locked caches in hard realtime systems: a quantitative comparison. In Design, Automation Test in Europe Conference Exhibition, 2007. DATE '07. 1--6."},{"key":"e_1_3_2_1_31_1","volume-title":"High Performance Computing - HiPC","author":"Panda Preeti Ranjan","year":"2002","unstructured":"Preeti Ranjan Panda and Nikil D. Dutt . 2002. Memory Architectures for Embedded Systems-On-Chip . In High Performance Computing - HiPC 2002 , Sartaj Sahni, Viktor K. Prasanna, and Uday Shukla (Eds.). Lecture Notes in Computer Science, Vol. 2552 . Springer Berlin Heidelberg , 647--662. Preeti Ranjan Panda and NikilD. Dutt. 2002. Memory Architectures for Embedded Systems-On-Chip. In High Performance Computing - HiPC 2002, Sartaj Sahni, Viktor K. Prasanna, and Uday Shukla (Eds.). Lecture Notes in Computer Science, Vol. 2552. Springer Berlin Heidelberg, 647--662."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1964218.1964225"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030592"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"Nafiul Siddique Abdel-Hameed Badawy Jeanine Cook and David Resnick. 2016. LMStr: Local Memory Store: The Case for Hardware Controlled Scratchpad Memory for General Purpose Processors. In 2016 IEEE 35th International Performance Computing and Communications Conference (IPCCC).  Nafiul Siddique Abdel-Hameed Badawy Jeanine Cook and David Resnick. 2016. LMStr: Local Memory Store: The Case for Hardware Controlled Scratchpad Memory for General Purpose Processors. In 2016 IEEE 35th International Performance Computing and Communications Conference (IPCCC).","DOI":"10.1109\/PCCC.2016.7820661"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/UIC-ATC.2017.8397630"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSCI.2016.0110"},{"volume-title":"Automation and Test in Europe Conference and Exhibition, 2002. Proceedings. 409--415","author":"Steinke S.","key":"e_1_3_2_1_37_1","unstructured":"S. Steinke and L. Wehmeyer . 2002. Assigning program and data objects to scratchpad for energy reduction. In Design , Automation and Test in Europe Conference and Exhibition, 2002. Proceedings. 409--415 . S. Steinke and L. Wehmeyer. 2002. Assigning program and data objects to scratchpad for energy reduction. In Design, Automation and Test in Europe Conference and Exhibition, 2002. Proceedings. 409--415."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176809"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951747"},{"key":"e_1_3_2_1_40_1","volume-title":"3rd Workshop on Embedded Systems for Real-Time Multimedia","author":"Verma M.","year":"2005","unstructured":"M. Verma , K. Petzold , L. Wehmeyer , H. Falk , and P. Marwedel . 2005. Scratchpad sharing strategies for multiprocess embedded systems: a first approach . In 3rd Workshop on Embedded Systems for Real-Time Multimedia , 2005 . 115--120. M. Verma, K. Petzold, L. Wehmeyer, H. Falk, and P. Marwedel. 2005. Scratchpad sharing strategies for multiprocess embedded systems: a first approach. In 3rd Workshop on Embedded Systems for Real-Time Multimedia, 2005. 115--120."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054959"},{"key":"e_1_3_2_1_42_1","unstructured":"Lehrstuhl Informatik Xii and R. Banakar. 2001. Comparison of Cache- and Scratch-Pad based Memory Systems with respect to Performance Area and Energy Consumption. (2001).  Lehrstuhl Informatik Xii and R. Banakar. 2001. Comparison of Cache- and Scratch-Pad based Memory Systems with respect to Performance Area and Energy Consumption. (2001)."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2008.4815591"}],"event":{"name":"MEMSYS 2017: The International Symposium on Memory Systems, 2017","acronym":"MEMSYS 2017","location":"Alexandria Virginia"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132440","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132402.3132440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:56Z","timestamp":1750273496000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132440"}},"subtitle":["exploring shared hardware controlled scratchpad memory for multicores"],"short-title":[],"issued":{"date-parts":[[2017,10,2]]},"references-count":43,"alternative-id":["10.1145\/3132402.3132440","10.1145\/3132402"],"URL":"https:\/\/doi.org\/10.1145\/3132402.3132440","relation":{},"subject":[],"published":{"date-parts":[[2017,10,2]]},"assertion":[{"value":"2017-10-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}