{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:39Z","timestamp":1750308579124,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T00:00:00Z","timestamp":1506902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"U.S. Army Re- search Laboratory (ARL)","award":["W911NF-07-2-0027"],"award-info":[{"award-number":["W911NF-07-2-0027"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,2]]},"DOI":"10.1145\/3132402.3132441","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T12:51:09Z","timestamp":1507812669000},"page":"130-140","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["SprBlk cache"],"prefix":"10.1145","author":[{"given":"Nafiul Alam","family":"Siddique","sequence":"first","affiliation":[{"name":"New Mexico State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdel-Hameed A.","family":"Badawy","sequence":"additional","affiliation":[{"name":"New Mexico State University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.207"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000118"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014887"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669127"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.54"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038715"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.73"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"B. H. Calhoun and A. P. Chandrakasan. 2007. A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation. IEEE J. of SS Ccts (March 2007).  B. H. Calhoun and A. P. Chandrakasan. 2007. A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation. IEEE J. of SS Ccts (March 2007).","DOI":"10.1109\/JSSC.2006.891726"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859474"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1944862.1944876"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2479585"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"R. Gonzalez and M. Horowitz. 1996. Energy dissipation in general purpose microprocessors. IEEE J. of SS Ccts (Sep 1996).  R. Gonzalez and M. Horowitz. 1996. Energy dissipation in general purpose microprocessors. IEEE J. of SS Ccts (Sep 1996).","DOI":"10.1109\/4.535411"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522312"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337419"},{"key":"e_1_3_2_1_19_1","volume-title":"Proceedings of DATE'06","author":"Kim Soontae","year":"2006","unstructured":"Soontae Kim . 2006 . Area-efficient Error Protection for Caches . In Proceedings of DATE'06 . Soontae Kim. 2006. Area-efficient Error Protection for Caches. In Proceedings of DATE'06."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"J. P. Kulkarni K. Kim and K. Roy. 2007. A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM. IEEE J. of SS Ccts (Oct 2007).  J. P. Kulkarni K. Kim and K. Roy. 2007. A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM. IEEE J. of SS Ccts (Oct 2007).","DOI":"10.1145\/1283780.1283818"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522347"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2013.6575314"},{"volume-title":"Proceedings of ICCD'06","author":"Sadler N. N.","key":"e_1_3_2_1_23_1","unstructured":"N. N. Sadler and D. J. Sorin . 2006. Choosing an Error Protection Scheme for a Microprocessor's L1 Data Cache . In Proceedings of ICCD'06 . N. N. Sadler and D. J. Sorin. 2006. Choosing an Error Protection Scheme for a Microprocessor's L1 Data Cache. In Proceedings of ICCD'06."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/UIC-ATC.2017.8397619"},{"key":"e_1_3_2_1_25_1","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste Neil","unstructured":"Neil Weste and David Harris . 2010. CMOS VLSI Design: A Circuits and Systems Perspective ( 4 th ed.). Addison-Wesley Publishing Company , USA. Neil Weste and David Harris. 2010. CMOS VLSI Design: A Circuits and Systems Perspective (4th ed.). Addison-Wesley Publishing Company, USA.","edition":"4"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"e_1_3_2_1_27_1","volume-title":"Flexicache: Highly Reliable and Low Power Cache under Supply Voltage Scaling.","author":"Yalcin Gulay","year":"2014","unstructured":"Gulay Yalcin , Azam Seyedi , Osman S. Unsal , and Adrian Cristal . 2014 . Flexicache: Highly Reliable and Low Power Cache under Supply Voltage Scaling. Gulay Yalcin, Azam Seyedi, Osman S. Unsal, and Adrian Cristal. 2014. Flexicache: Highly Reliable and Low Power Cache under Supply Voltage Scaling."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654109"},{"key":"e_1_3_2_1_29_1","article-title":"Reliable Ultra-Low-Voltage Cache Design for Many-Core Systems","author":"Zhang M.","year":"2012","unstructured":"M. Zhang , V. M. Stojanovic , and P. Ampadu . 2012 . Reliable Ultra-Low-Voltage Cache Design for Many-Core Systems . IEEE Trans. on Ccts and Systs. II: Express Briefs (Dec 2012). M. Zhang, V. M. Stojanovic, and P. Ampadu. 2012. Reliable Ultra-Low-Voltage Cache Design for Many-Core Systems. IEEE Trans. on Ccts and Systs. II: Express Briefs (Dec 2012).","journal-title":"IEEE Trans. on Ccts and Systs. II: Express Briefs"}],"event":{"name":"MEMSYS 2017: The International Symposium on Memory Systems, 2017","acronym":"MEMSYS 2017","location":"Alexandria Virginia"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132441","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132402.3132441","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:56Z","timestamp":1750273496000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132441"}},"subtitle":["enabling fault resilience at low voltages"],"short-title":[],"issued":{"date-parts":[[2017,10,2]]},"references-count":29,"alternative-id":["10.1145\/3132402.3132441","10.1145\/3132402"],"URL":"https:\/\/doi.org\/10.1145\/3132402.3132441","relation":{},"subject":[],"published":{"date-parts":[[2017,10,2]]},"assertion":[{"value":"2017-10-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}