{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:39Z","timestamp":1750308579283,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T00:00:00Z","timestamp":1506902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"e U.S. Army Research Laboratory (ARL)","award":["W911NF-07-2-0027"],"award-info":[{"award-number":["W911NF-07-2-0027"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,2]]},"DOI":"10.1145\/3132402.3132442","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T12:51:09Z","timestamp":1507812669000},"page":"327-336","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["DyAdHyTM"],"prefix":"10.1145","author":[{"given":"Mohammad A.","family":"Qayum","sequence":"first","affiliation":[{"name":"New Mexico State University"}]},{"given":"Abdel-Hameed A.","family":"Badawy","sequence":"additional","affiliation":[{"name":"New Mexico State University"}]},{"given":"Jeanine","family":"Cook","sequence":"additional","affiliation":[{"name":"Scalable Computer Architecture"}]}],"member":"320","published-online":{"date-parts":[[2017,10,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"e_1_3_2_1_2_1","first-page":"v2","article-title":"Hpcs scalable synthetic compact applications 2 graph analysis","volume":"2","author":"Bader David A","year":"2006","unstructured":"David A Bader , John Feo , John Gilbert , Jeremy Kepner , David Koester , Eugene Loh , Kamesh Madduri , Bill Mann , and Theresa Meuse . 2006 . Hpcs scalable synthetic compact applications 2 graph analysis . SSCA 2 (2006), v2 . David A Bader, John Feo, John Gilbert, Jeremy Kepner, David Koester, Eugene Loh, Kamesh Madduri, Bill Mann, and Theresa Meuse. 2006. Hpcs scalable synthetic compact applications 2 graph analysis. SSCA 2 (2006), v2.","journal-title":"SSCA"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2006.34"},{"volume-title":"Programming with POSIX threads","author":"Butenhof David R","key":"e_1_3_2_1_4_1","unstructured":"David R Butenhof . 1997. Programming with POSIX threads . Addison-Wesley Professional . David R Butenhof. 1997. Programming with POSIX threads. Addison-Wesley Professional."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628086"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611972740.43"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755918"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.40"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950373"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693464"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168918.1168900"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522714"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_14"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1543135.1542494"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/316194.316229"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.49"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.70"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Per Hammarlund Robert Chappell Ravi Rajwar Randy Osborne Ronak Singhal Martin Dixon Reynold D'Sa Dave Hill Srinivas Chennupaty Erik Hallnor etal 2013. 4th Generation Intel\u00ae Core Processor codenamed Haswell. 34 2 (2013).  Per Hammarlund Robert Chappell Ravi Rajwar Randy Osborne Ronak Singhal Martin Dixon Reynold D'Sa Dave Hill Srinivas Chennupaty Erik Hallnor et al. 2013. 4th Generation Intel\u00ae Core Processor codenamed Haswell. 34 2 (2013).","DOI":"10.1109\/HOTCHIPS.2013.7478321"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/173682.165164"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594835.1504182"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123003"},{"key":"e_1_3_2_1_23_1","volume-title":"Workshop on Transactional Computing (Transact).","author":"Lev Yossi","year":"2007","unstructured":"Yossi Lev , Mark Moir , and Dan Nussbaum . 2007 . PhTM: Phased transactional memory . In Workshop on Transactional Computing (Transact). Yossi Lev, Mark Moir, and Dan Nussbaum. 2007. PhTM: Phased transactional memory. In Workshop on Transactional Computing (Transact)."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626407002843"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2486159.2486188"},{"key":"e_1_3_2_1_26_1","volume-title":"Reduced Hardware NOREC: An Opaque Obstruction-Free and Privatizing HyTM. TRANSACT","author":"Matveev Alexander","year":"2014","unstructured":"Alexander Matveev and Nir Shavit . 2014. Reduced Hardware NOREC: An Opaque Obstruction-Free and Privatizing HyTM. TRANSACT ( 2014 ). Alexander Matveev and Nir Shavit. 2014. Reduced Hardware NOREC: An Opaque Obstruction-Free and Privatizing HyTM. TRANSACT (2014)."},{"key":"e_1_3_2_1_27_1","volume-title":"Workload Characterization, 2008. IISWC 2008. IEEE International Symposium on. IEEE, 35--46","author":"Minh Chi Cao","year":"2008","unstructured":"Chi Cao Minh , JaeWoong Chung , Christos Kozyrakis , and Kunle Olukotun . 2008 . STAMP: Stanford transactional applications for multi-processing . In Workload Characterization, 2008. IISWC 2008. IEEE International Symposium on. IEEE, 35--46 . Chi Cao Minh, JaeWoong Chung, Christos Kozyrakis, and Kunle Olukotun. 2008. STAMP: Stanford transactional applications for multi-processing. In Workload Characterization, 2008. IISWC 2008. IEEE International Symposium on. IEEE, 35--46."},{"key":"e_1_3_2_1_28_1","volume-title":"Introducing the graph 500","author":"Murphy Richard C","year":"2010","unstructured":"Richard C Murphy , Kyle B Wheeler , Brian W Barrett , and James A Ang . 2010. Introducing the graph 500 . Cray Users Group (CUG) ( 2010 ). Richard C Murphy, Kyle B Wheeler, Brian W Barrett, and James A Ang. 2010. Introducing the graph 500. Cray Users Group (CUG) (2010)."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231304"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989500"},{"key":"e_1_3_2_1_31_1","volume-title":"Proceedings of the The 7th IEEE Annual Computing and Communication Workshop and Conference. IEEE.","author":"Qayum Mohammad","year":"2017","unstructured":"Mohammad Qayum , Abdel-Hameed Badawy , and Jeanine Cook . 2017 . StAd-HyTM: A Statically Adaptive Hybrid Transactional Memory A Scalability Study on Large Parallel Graphsk . In Proceedings of the The 7th IEEE Annual Computing and Communication Workshop and Conference. IEEE. Mohammad Qayum, Abdel-Hameed Badawy, and Jeanine Cook. 2017. StAd-HyTM: A Statically Adaptive Hybrid Transactional Memory A Scalability Study on Large Parallel Graphsk. In Proceedings of the The 7th IEEE Annual Computing and Communication Workshop and Conference. IEEE."},{"key":"e_1_3_2_1_32_1","volume-title":"Intel Developer Forum San Francisco","volume":"2012","author":"Rajwar Ravi","year":"2012","unstructured":"Ravi Rajwar and Martin Dixon . 2012 . Intel transactional synchronization extensions . In Intel Developer Forum San Francisco , Vol. 2012 . Ravi Rajwar and Martin Dixon. 2012. Intel transactional synchronization extensions. In Intel Developer Forum San Francisco, Vol. 2012."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989501"},{"key":"e_1_3_2_1_34_1","volume-title":"1st GCC Research Opportunities Workshop.","author":"Schindewolf Martin","year":"2009","unstructured":"Martin Schindewolf , Albert Cohen , Wolfgang Karl , Andrea Marongiu , and Luca Benini . 2009 . Towards transactional memory support for gcc . In 1st GCC Research Opportunities Workshop. Martin Schindewolf, Albert Cohen, Wolfgang Karl, Andrea Marongiu, and Luca Benini. 2009. Towards transactional memory support for gcc. In 1st GCC Research Opportunities Workshop."},{"key":"e_1_3_2_1_35_1","unstructured":"Zechao Shang Feifei Li Jeffrey Xu Yu Zhiwei Zhang and Hong Cheng. Graph Analytics Through Fine-Grained Parallelism.  Zechao Shang Feifei Li Jeffrey Xu Yu Zhiwei Zhang and Hong Cheng. Graph Analytics Through Fine-Grained Parallelism."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370836"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086733"},{"key":"e_1_3_2_1_38_1","volume-title":"Kian-Lee Tan, and Meihui Zhang.","author":"Zhang Hao","year":"2015","unstructured":"Hao Zhang , Gang Chen , Beng Chin Ooi , Kian-Lee Tan, and Meihui Zhang. 2015 . In-Memory Big Data Management and Processing: A Survey. IEEE Transactions on Knowledge and Data Engineering ( 2015). Hao Zhang, Gang Chen, Beng Chin Ooi, Kian-Lee Tan, and Meihui Zhang. 2015. In-Memory Big Data Management and Processing: A Survey. IEEE Transactions on Knowledge and Data Engineering (2015)."}],"event":{"name":"MEMSYS 2017: The International Symposium on Memory Systems, 2017","acronym":"MEMSYS 2017","location":"Alexandria Virginia"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132442","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132402.3132442","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:56Z","timestamp":1750273496000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132442"}},"subtitle":["a low overhead dynamically adaptive hybrid transactional memory with application to large graphs"],"short-title":[],"issued":{"date-parts":[[2017,10,2]]},"references-count":38,"alternative-id":["10.1145\/3132402.3132442","10.1145\/3132402"],"URL":"https:\/\/doi.org\/10.1145\/3132402.3132442","relation":{},"subject":[],"published":{"date-parts":[[2017,10,2]]},"assertion":[{"value":"2017-10-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}