{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T20:47:12Z","timestamp":1757450832084,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T00:00:00Z","timestamp":1506902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100010664","name":"H2020 Future and Emerging Technologies","doi-asserted-by":"publisher","award":["No.732631"],"award-info":[{"award-number":["No.732631"]}],"id":[{"id":"10.13039\/100010664","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Fraunhofer-Gesellschaft"},{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["WE2442\/10-1"],"award-info":[{"award-number":["WE2442\/10-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,2]]},"DOI":"10.1145\/3132402.3132444","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T12:51:09Z","timestamp":1507812669000},"page":"86-95","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Integrating DRAM power-down modes in gem5 and quantifying their impact"],"prefix":"10.1145","author":[{"given":"Radhika","family":"Jagtap","sequence":"first","affiliation":[{"name":"Arm Ltd., Cambridge, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthias","family":"Jung","sequence":"additional","affiliation":[{"name":"Fraunhofer IESE, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wendy","family":"Elsasser","sequence":"additional","affiliation":[{"name":"Arm Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Weis","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Hansson","sequence":"additional","affiliation":[{"name":"Arm Ltd., Cambridge, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Sara Alspaugh Arka Bhattacharya David Culler and Randy Katz. 2011. The Tao of Systems: Doing Nothing Well.  Sara Alspaugh Arka Bhattacharya David Culler and Randy Katz. 2011. The Tao of Systems: Doing Nothing Well."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840884"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2500727.2500734"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228538"},{"key":"e_1_3_2_1_6_1","unstructured":"Karthik Chandrasekar Christian Weis Yonghui Li Benny Akesson Omar Naji Matthias Jung Norbert Wehn and Kees Goossens. {n. d.}. DRAMPower: Open-source DRAM power & energy estimation tool. http:\/\/www.drampower.info. ({n. d.}).  Karthik Chandrasekar Christian Weis Yonghui Li Benny Akesson Omar Naji Matthias Jung Norbert Wehn and Kees Goossens. {n. d.}. DRAMPower: Open-source DRAM power & energy estimation tool. http:\/\/www.drampower.info. ({n. d.})."},{"key":"e_1_3_2_1_7_1","volume-title":"Kshitij amd Awasthi, and Zeshan Chishti","author":"Chatterjee Niladrish","year":"2012","unstructured":"Niladrish Chatterjee , Rajeev Balasubramonian , Manjunath Shevgoor , Seth Pugsley , Aniruddha Udipi , Ali Shafiee , Manu Sudan , Kshitij amd Awasthi, and Zeshan Chishti . 2012 . USIMM: the Utah SImulated Memory Module, A Simulation Infrastructure for the JWAC Memory Scheduling Championship. Utah and Intel Corp . (February 2012). Niladrish Chatterjee, Rajeev Balasubramonian, Manjunath Shevgoor, Seth Pugsley, Aniruddha Udipi, Ali Shafiee, Manu Sudan, Kshitij amd Awasthi, and Zeshan Chishti. 2012. USIMM: the Utah SImulated Memory Module, A Simulation Infrastructure for the JWAC Memory Scheduling Championship. Utah and Intel Corp. (February 2012)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.966492"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2833179.2833190"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1093\/nsr\/nwv084"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1814433.1814453"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383118"},{"key":"e_1_3_2_1_13_1","volume-title":"Design Automation Conference (ASP-DAC)","author":"Farahini N.","year":"2014","unstructured":"N. Farahini , A. Hemani , A. Lansner , F. Clermidy , and C. Svensson . 2014. A scalable custom simulation machine for the Bayesian Confidence Propagation Neural Network model of the brain . In Design Automation Conference (ASP-DAC) , 2014 19th Asia and South Pacific. 578--585. N. Farahini, A. Hemani, A. Lansner, F. Clermidy, and C. Svensson. 2014. A scalable custom simulation machine for the Bayesian Confidence Propagation Neural Network model of the brain. In Design Automation Conference (ASP-DAC), 2014 19th Asia and South Pacific. 578--585."},{"volume-title":"Performance Analysis of Systems and Software (ISPASS), 2014 IEEE International Symposium on. 201--210","author":"Hansson A.","key":"e_1_3_2_1_14_1","unstructured":"A. Hansson , N. Agarwal , A. Kolli , T. Wenisch , and A.N. Udipi . 2014. Simulating DRAM controllers for future system architecture exploration . In Performance Analysis of Systems and Software (ISPASS), 2014 IEEE International Symposium on. 201--210 . A. Hansson, N. Agarwal, A. Kolli, T. Wenisch, and A.N. Udipi. 2014. Simulating DRAM controllers for future system architecture exploration. In Performance Analysis of Systems and Software (ISPASS), 2014 IEEE International Symposium on. 201--210."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077696"},{"volume-title":"2008 IEEE 14th International Symposium on High Performance Computer Architecture. 305--316","author":"Hur I.","key":"e_1_3_2_1_16_1","unstructured":"I. Hur and C. Lin . 2008. A comprehensive approach to DRAM power management . In 2008 IEEE 14th International Symposium on High Performance Computer Architecture. 305--316 . I. Hur and C. Lin. 2008. A comprehensive approach to DRAM power management. In 2008 IEEE 14th International Symposium on High Performance Computer Architecture. 305--316."},{"volume-title":"You Can'T Ignore It, You Can'T Fake It","author":"Jacob Bruce","key":"e_1_3_2_1_17_1","unstructured":"Bruce Jacob . 2009. The Memory System: You Can'T Avoid It , You Can'T Ignore It, You Can'T Fake It . Morgan and Claypool Publishers . Bruce Jacob. 2009. The Memory System: You Can'T Avoid It, You Can'T Ignore It, You Can'T Fake It. Morgan and Claypool Publishers."},{"key":"e_1_3_2_1_18_1","volume-title":"Memory Systems: Cache, DRAM, Disk","author":"Jacob B.","year":"2010","unstructured":"B. Jacob , S. Ng , and D. Wang . 2010 . Memory Systems: Cache, DRAM, Disk . Elsevier Science . B. Jacob, S. Ng, and D. Wang. 2010. Memory Systems: Cache, DRAM, Disk. Elsevier Science."},{"key":"e_1_3_2_1_19_1","volume-title":"Accurate and Portable. In IEEE International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS)","author":"Jagtap Radhika","year":"2016","unstructured":"Radhika Jagtap , Stephan Diestelhorst , Andreas Hansson , Matthias Jung , and Norbert Wehn . 2016 . Exploring System Performance using Elastic Traces: Fast , Accurate and Portable. In IEEE International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS) , July, 2016, Samos Island, Greece. Radhika Jagtap, Stephan Diestelhorst, Andreas Hansson, Matthias Jung, and Norbert Wehn. 2016. Exploring System Performance using Elastic Traces: Fast, Accurate and Portable. In IEEE International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS), July, 2016, Samos Island, Greece."},{"key":"e_1_3_2_1_20_1","unstructured":"Min Kyu Jeong Doe Hyun Yoon and Mattan Erez. {n. d.}. DrSim: A Platform for Flexible DRAM System Research. http:\/\/lph.ece.utexas.edu\/public\/DrSim. ({n. d.}).  Min Kyu Jeong Doe Hyun Yoon and Mattan Erez. {n. d.}. DrSim: A Platform for Flexible DRAM System Research. http:\/\/lph.ece.utexas.edu\/public\/DrSim. ({n. d.})."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989131"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2017.8344631"},{"key":"e_1_3_2_1_24_1","volume-title":"DRAMSys: A flexible DRAM Subsystem Design Space Exploration Framework. IPSJ Transactions on System LSI Design Methodology (T-SLDM) (August","author":"Jung Matthias","year":"2015","unstructured":"Matthias Jung , Christian Weis , and Norbert Wehn . 2015. DRAMSys: A flexible DRAM Subsystem Design Space Exploration Framework. IPSJ Transactions on System LSI Design Methodology (T-SLDM) (August 2015 ). Matthias Jung, Christian Weis, and Norbert Wehn. 2015. DRAMSys: A flexible DRAM Subsystem Design Space Exploration Framework. IPSJ Transactions on System LSI Design Methodology (T-SLDM) (August 2015)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2432516.2432521"},{"volume-title":"Very Large Scale Integration (VLSI-SoC), 2014 22nd International Conference on. 1--6.","author":"Jung M.","key":"e_1_3_2_1_26_1","unstructured":"M. Jung , C. Weis , N. Wehn , M. Sadri , and L. Benini . 2014. Optimized active and power-down mode refresh control in 3D-DRAMs . In Very Large Scale Integration (VLSI-SoC), 2014 22nd International Conference on. 1--6. M. Jung, C. Weis, N. Wehn, M. Sadri, and L. Benini. 2014. Optimized active and power-down mode refresh control in 3D-DRAMs. In Very Large Scale Integration (VLSI-SoC), 2014 22nd International Conference on. 1--6."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704670"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063482"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379007"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188677"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.21"},{"key":"e_1_3_2_1_33_1","unstructured":"Jedec Solid State Technology Association. 2012. DDR3 SDRAM (JESD 79--3). (2012).  Jedec Solid State Technology Association. 2012. DDR3 SDRAM (JESD 79--3). (2012)."},{"key":"e_1_3_2_1_34_1","volume-title":"High Bandwidth Memory (HBM) DRAM. JEDEC Standard JESD235A","author":"JEDEC Solid State Technology Association","year":"2015","unstructured":"JEDEC Solid State Technology Association . 2015. High Bandwidth Memory (HBM) DRAM. JEDEC Standard JESD235A ( 2015 ). JEDEC Solid State Technology Association. 2015. High Bandwidth Memory (HBM) DRAM. JEDEC Standard JESD235A (2015)."},{"key":"e_1_3_2_1_35_1","unstructured":"Micron Technology Inc. 2016. DDR4 SDRAM - MT40A2G4. (2016). https:\/\/www.micron.com\/products\/dram\/ddr4-sdram\/8Gb#\/  Micron Technology Inc. 2016. DDR4 SDRAM - MT40A2G4. (2016). https:\/\/www.micron.com\/products\/dram\/ddr4-sdram\/8Gb#\/"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508269"},{"volume-title":"DDR3 SDRAM System Power Calculator,. last access 2014-07-03. (jul","year":"2011","key":"e_1_3_2_1_37_1","unstructured":"Micron. 2011. DDR3 SDRAM System Power Calculator,. last access 2014-07-03. (jul 2011 ). http:\/\/www.micron.com\/products\/support\/power-calc Micron. 2011. DDR3 SDRAM System Power Calculator,. last access 2014-07-03. (jul 2011). http:\/\/www.micron.com\/products\/support\/power-calc"},{"key":"e_1_3_2_1_38_1","unstructured":"A. Petitet R. C. Whaley J. Dongarra and A. Cleary. 2016. HPL - A Portable Implementation of the High-Performance Linpack Benchmark for Distributed-Memory Computers. (2016). http:\/\/www.netlib.org\/benchmark\/hpl\/  A. Petitet R. C. Whaley J. Dongarra and A. Cleary. 2016. HPL - A Portable Implementation of the High-Performance Linpack Benchmark for Distributed-Memory Computers. (2016). http:\/\/www.netlib.org\/benchmark\/hpl\/"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1601896.1601937"},{"key":"e_1_3_2_1_42_1","volume-title":"Proc. of ICCAD","author":"Sridhar A.","year":"2010","unstructured":"A. Sridhar , A. Vincenzi , M. Ruggiero , Thomas Brunschwiler , and D. Atienza . 2010. 3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling . In Proc. of ICCAD 2010 . A. Sridhar, A. Vincenzi, M. Ruggiero, Thomas Brunschwiler, and D. Atienza. 2010. 3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling. In Proc. of ICCAD 2010."},{"key":"e_1_3_2_1_43_1","volume-title":"FFTE: A Fast Fourier Transform Package.","author":"Takahash Daisuke","year":"2014","unstructured":"Daisuke Takahash . 2014 . FFTE: A Fast Fourier Transform Package. (2014). http:\/\/www.ffte.jp\/ Daisuke Takahash. 2014. FFTE: A Fast Fourier Transform Package. (2014). http:\/\/www.ffte.jp\/"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.11"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2755865"}],"event":{"name":"MEMSYS 2017: The International Symposium on Memory Systems, 2017","acronym":"MEMSYS 2017","location":"Alexandria Virginia"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132444","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132402.3132444","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:56Z","timestamp":1750273496000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132444"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,2]]},"references-count":44,"alternative-id":["10.1145\/3132402.3132444","10.1145\/3132402"],"URL":"https:\/\/doi.org\/10.1145\/3132402.3132444","relation":{},"subject":[],"published":{"date-parts":[[2017,10,2]]},"assertion":[{"value":"2017-10-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}