{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:39Z","timestamp":1750308579116,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T00:00:00Z","timestamp":1506902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-0954111, CCF-1513899"],"award-info":[{"award-number":["CCF-0954111, CCF-1513899"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,2]]},"DOI":"10.1145\/3132402.3132445","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T12:51:09Z","timestamp":1507812669000},"page":"351-362","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["NEMO"],"prefix":"10.1145","author":[{"given":"Bahareh","family":"Pourshirazi","sequence":"first","affiliation":[{"name":"University of Illinois at Chicago"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhichun","family":"Zhu","sequence":"additional","affiliation":[{"name":"University of Illinois at Chicago"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,2]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"Y. Huang Z. Zha M. Chen and L. Zhang \"Moby: A mobile benchmark suite for architectural simulators \" in ISPASS 2014.  Y. Huang Z. Zha M. Chen and L. Zhang \"Moby: A mobile benchmark suite for architectural simulators \" in ISPASS 2014.","key":"e_1_3_2_1_1_1","DOI":"10.1109\/ISPASS.2014.6844460"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/2627369.2627647"},{"unstructured":"A. Carroll and G. Heiser \"An Analysis of Power Consumption in a Smartphone \" in USENIX annual technical conference 2010.   A. Carroll and G. Heiser \"An Analysis of Power Consumption in a Smartphone \" in USENIX annual technical conference 2010.","key":"e_1_3_2_1_3_1"},{"key":"e_1_3_2_1_4_1","first-page":"476","article-title":"Overcoming the Challenges of Crossbar Resistive Memory Architectures","author":"Xu C.","year":"2015","journal-title":"HPCA"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/2544375.2544380"},{"doi-asserted-by":"crossref","unstructured":"Y. Kim M. Imani S. Patil and T. S. Rosing \"CAUSE: Critical application usage-aware memory system using non-volatile memory for mobile devices \" in ICCAD 2015.   Y. Kim M. Imani S. Patil and T. S. Rosing \"CAUSE: Critical application usage-aware memory system using non-volatile memory for mobile devices \" in ICCAD 2015.","key":"e_1_3_2_1_6_1","DOI":"10.1109\/ICCAD.2015.7372637"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/MM.2010.24"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/1555754.1555760"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/1555754.1555759"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/2989081.2989085"},{"doi-asserted-by":"crossref","unstructured":"B. Pourshirazi and Z. Zhu \"Refree: A Refresh-Free Hybrid DRAM\/PCM Main Memory System \" in IPDPS 2016.  B. Pourshirazi and Z. Zhu \"Refree: A Refresh-Free Hybrid DRAM\/PCM Main Memory System \" in IPDPS 2016.","key":"e_1_3_2_1_11_1","DOI":"10.1109\/IPDPS.2016.58"},{"doi-asserted-by":"crossref","unstructured":"M. V. Beigi and G. Memik \"TESLA: Using Microfluidics to Thermally Stabilize 3D Stacked STT-RAM Caches \" in ICCD 2016.  M. V. Beigi and G. Memik \"TESLA: Using Microfluidics to Thermally Stabilize 3D Stacked STT-RAM Caches \" in ICCD 2016.","key":"e_1_3_2_1_12_1","DOI":"10.1109\/ICCD.2016.7753299"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_14_1","first-page":"256","article-title":"Evaluating STT-RAM as an energy-efficient main memory alternative","author":"Kultursay E.","year":"2013","journal-title":"ISPASS"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/IGCC.2011.6008591"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1109\/TCAD.2015.2512904"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/2597917.2597924"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/DSN.2015.33"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1007\/978-3-642-01516-8_27"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1147\/rd.524.0465"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1109\/JPROC.2010.2070050"},{"unstructured":"ITRS \"International technology roadmap for semiconductors\" 2013.  ITRS \"International technology roadmap for semiconductors\" 2013.","key":"e_1_3_2_1_22_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1109\/ICCD.2012.6378661"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1109\/ICCD.2011.6081427"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1109\/L-CA.2012.2"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1145\/2749469.2750383"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_27_1","DOI":"10.1145\/2155620.2155673"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_28_1","DOI":"10.1109\/MICRO.2012.30"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_29_1","DOI":"10.1109\/TC.2015.2409847"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_30_1","DOI":"10.1109\/TC.2007.1008"},{"unstructured":"Micron-Technology \"LPDDR2 System Power Calculator \" 2013.  Micron-Technology \"LPDDR2 System Power Calculator \" 2013.","key":"e_1_3_2_1_31_1"},{"unstructured":"Micron-Technology \"EDB1316BD Datasheet \" 2016.  Micron-Technology \"EDB1316BD Datasheet \" 2016.","key":"e_1_3_2_1_32_1"},{"unstructured":"Y. Zhou J. Philbin and K. Li \"The Multi-Queue Replacement Algorithm for Second Level Buffer Caches \" in Proceedings of the General Track: 2001 USENIX Annual Technical Conference 2001 pp. 91--104.   Y. Zhou J. Philbin and K. Li \"The Multi-Queue Replacement Algorithm for Second Level Buffer Caches \" in Proceedings of the General Track: 2001 USENIX Annual Technical Conference 2001 pp. 91--104.","key":"e_1_3_2_1_33_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_34_1","DOI":"10.1109\/PACT.2009.30"},{"doi-asserted-by":"crossref","unstructured":"T. E. Sarvey Y. Zhang Y. Zhang H. Oh and M. S. Bakir \"Thermal and electrical effects of staggered micropin-fin dimensions for cooling of 3D microsystems \" in ITherm 2014.  T. E. Sarvey Y. Zhang Y. Zhang H. Oh and M. S. Bakir \"Thermal and electrical effects of staggered micropin-fin dimensions for cooling of 3D microsystems \" in ITherm 2014.","key":"e_1_3_2_1_35_1","DOI":"10.1109\/ITHERM.2014.6892283"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_36_1","DOI":"10.1109\/LCA.2015.2402435"},{"unstructured":"Micron-Technology \"128Mb: x16 x32 Mobile LPDDR SDRAM \" 2007.  Micron-Technology \"128Mb: x16 x32 Mobile LPDDR SDRAM \" 2007.","key":"e_1_3_2_1_37_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_38_1","DOI":"10.1109\/TCAD.2012.2185930"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_39_1","DOI":"10.1109\/L-CA.2013.16"},{"key":"e_1_3_2_1_40_1","first-page":"46","article-title":"A 20nm 1.8v 8gb pram with 40mb\/s program bandwidth","author":"Y. C. e.","year":"2012","journal-title":"ISSCC"},{"unstructured":"H. Huang P. Pillai and K. G. Shin \"Design and implementation of power-aware virtual memory \" in ATC 2003.   H. Huang P. Pillai and K. G. Shin \"Design and implementation of power-aware virtual memory \" in ATC 2003.","key":"e_1_3_2_1_41_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_42_1","DOI":"10.1007\/11574859_5"}],"event":{"acronym":"MEMSYS 2017","name":"MEMSYS 2017: The International Symposium on Memory Systems, 2017","location":"Alexandria Virginia"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132445","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132402.3132445","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132402.3132445","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:56Z","timestamp":1750273496000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132402.3132445"}},"subtitle":["an energy-efficient hybrid main memory system for mobile devices"],"short-title":[],"issued":{"date-parts":[[2017,10,2]]},"references-count":42,"alternative-id":["10.1145\/3132402.3132445","10.1145\/3132402"],"URL":"https:\/\/doi.org\/10.1145\/3132402.3132445","relation":{},"subject":[],"published":{"date-parts":[[2017,10,2]]},"assertion":[{"value":"2017-10-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}