{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:23Z","timestamp":1750221263505,"version":"3.41.0"},"reference-count":32,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2017,10,25]],"date-time":"2017-10-25T00:00:00Z","timestamp":1508889600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1441757"],"award-info":[{"award-number":["CNS-1441757"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2727.001"],"award-info":[{"award-number":["2727.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2018,1,31]]},"abstract":"<jats:p>Spin-Transfer-Torque RAM (STTRAM) is a promising technology for high-density on-chip cache due to low standby power and high speed. However, the process variation of the Magnetic Tunnel Junction (MTJ) and access transistor poses a serious challenge to sensing. Nondestructive sensing suffers from reference resistance variation, whereas destructive sensing suffers from failures due to unoptimized selection of data and reference currents. Furthermore, the sense speed is tightly coupled with the reference\/data current requirement. In this work, we study the process variation effect on a self-reference sensing scheme to eliminate bit-to-bit process variation in MTJ resistance. Read current modulation is proposed to overcome the failures due to process variation. Simulation results reveal &lt;0.01% failures at the cost of 9ns sense time and 190uW power consumption.<\/jats:p>","DOI":"10.1145\/3132577","type":"journal-article","created":{"date-parts":[[2017,10,26]],"date-time":"2017-10-26T14:19:33Z","timestamp":1509027573000},"page":"1-17","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Impact of Process Variation on Self-Reference Sensing Scheme and Adaptive Current Modulation for Robust STTRAM Sensing"],"prefix":"10.1145","volume":"14","author":[{"given":"Seyedhamidreza","family":"Motaman","sequence":"first","affiliation":[{"name":"Pennsylvania State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swaroop","family":"Ghosh","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaydeep","family":"Kulkarni","sequence":"additional","affiliation":[{"name":"Intel Labs, Hillsboro, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,25]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"ASU. Predictive Technology Model. 2008. Retrieved from http:\/\/www.asu.edu\/\u223cptm.  ASU. Predictive Technology Model. 2008. Retrieved from http:\/\/www.asu.edu\/\u223cptm."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2004.824102"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2317073"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2012.11"},{"key":"e_1_2_1_5_1","unstructured":"X. Fong S. H. Choday P. Georgios C. Augustine and K. Roy. 2013. SPICE Models for Magnetic Tunnel Junctions Based on Monodomain Approximation. Retrieved from https:\/\/nanohub.org\/resources\/19048.  X. Fong S. H. Choday P. Georgios C. Augustine and K. Roy. 2013. SPICE Models for Magnetic Tunnel Junctions Based on Monodomain Approximation. Retrieved from https:\/\/nanohub.org\/resources\/19048."},{"volume-title":"ISSCC","year":"2010","author":"D. Halupka","key":"e_1_2_1_6_1"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818145"},{"volume-title":"IEEE Custom Integrated Circuits Conference","year":"2008","author":"L. Jing","key":"e_1_2_1_9_1"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2088143"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2272587"},{"volume-title":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA'14)","author":"Junwhan A.","key":"e_1_2_1_12_1"},{"volume-title":"Proceedings of the 2014 International Symposium on Low Power Electronics and Design. ACM, 327--330","author":"Khouzani A.","key":"e_1_2_1_13_1"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333664"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333665"},{"volume-title":"TVLSI","year":"2010","author":"J. Li","key":"e_1_2_1_16_1"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"e_1_2_1_18_1","unstructured":"Bushnell Michael and Vishwani Agrawal. 2004. Essentials of electronic testing for digital memory and mixed-signal VLSI circuits. 17. Springer Science 8 Business Media.  Bushnell Michael and Vishwani Agrawal. 2004. Essentials of electronic testing for digital memory and mixed-signal VLSI circuits. 17. Springer Science 8 Business Media."},{"volume-title":"2016 17th International Symposium on Quality Electronic Design (ISQED\u201916)","author":"Mohsen I.","key":"e_1_2_1_19_1"},{"volume-title":"2006 5th Non-Volatile Memory Systems and Applications Symposium (NVMSA\u201916)","year":"2016","author":"I. Mohsen","key":"e_1_2_1_20_1"},{"key":"e_1_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Zand Ramtin Arman Roohi and Ronald F. DeMara. 2017. Energy-efficient and process-variation-resilient write circuit schemes for spin hall effect MRAM Device. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems.  Zand Ramtin Arman Roohi and Ronald F. DeMara. 2017. Energy-efficient and process-variation-resilient write circuit schemes for spin hall effect MRAM Device. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems.","DOI":"10.1109\/TVLSI.2017.2699579"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840931"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187506"},{"key":"e_1_2_1_24_1","first-page":"889","article-title":"Balancing a signal margin of a resistance based memory circuit","volume":"7","author":"J. Seong-Ook","year":"2011","journal-title":"U.S. Patent"},{"volume-title":"Proceedings of the 51st Annual Design Automation Conference. ACM, 1--2.","author":"Seyedhamidreza M.","key":"e_1_2_1_25_1"},{"volume-title":"2015 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED\u201915)","year":"2015","author":"M. Seyedhamidreza","key":"e_1_2_1_26_1"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.635"},{"volume-title":"ICCAD","year":"2010","author":"C. Xu","key":"e_1_2_1_29_1"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2158810"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170778"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132577","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132577","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3132577","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:10:56Z","timestamp":1750212656000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3132577"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,25]]},"references-count":32,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2018,1,31]]}},"alternative-id":["10.1145\/3132577"],"URL":"https:\/\/doi.org\/10.1145\/3132577","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2017,10,25]]},"assertion":[{"value":"2016-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-10-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}