{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,13]],"date-time":"2023-10-13T07:47:20Z","timestamp":1697183240560},"publisher-location":"New York, NY, USA","reference-count":0,"publisher":"ACM","isbn-type":[{"value":"9781450355421","type":"print"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3139540","type":"proceedings","created":{"date-parts":[[2017,10,26]],"date-time":"2017-10-26T14:19:37Z","timestamp":1509027577000},"source":"Crossref","is-referenced-by-count":0,"title":["Proceedings of the 10th International Workshop on Network on Chip Architectures"],"prefix":"10.1145","member":"320","published-online":{"date-parts":[[2017,10,14]]},"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Cambridge MA USA","acronym":"MICRO-50","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":[],"original-title":[],"deposited":{"date-parts":[[2023,10,12]],"date-time":"2023-10-12T20:34:53Z","timestamp":1697142893000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/proceedings\/10.1145\/3139540"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"ISBN":["9781450355421"],"references-count":0,"alternative-id":["10.1145\/3139540"],"URL":"https:\/\/doi.org\/10.1145\/3139540","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]}}}