{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T19:40:10Z","timestamp":1750966810259,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3139540.3139541","type":"proceedings-article","created":{"date-parts":[[2017,10,26]],"date-time":"2017-10-26T14:19:37Z","timestamp":1509027577000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Lightweight Emulation of Virtual Channels using Swaps"],"prefix":"10.1145","author":[{"given":"Mayank","family":"Parasar","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia"}]},{"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"N. Chrysostomos etal 2006. ViChaR: A dynamic virtual channel regulator for network-on-chip routers. In MICRO' 06. IEEE 333--346. N. Chrysostomos et al. 2006. ViChaR: A dynamic virtual channel regulator for network-on-chip routers. In MICRO' 06. IEEE 333--346.","DOI":"10.1109\/MICRO.2006.50"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2011.5999870"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"B. Daya etal 2014. SCORPIO: a 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering. In ISCA. B. Daya et al. 2014. SCORPIO: a 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering. In ISCA.","DOI":"10.1109\/ISCA.2014.6853232"},{"volume-title":"On-chip Networks","key":"e_1_3_2_1_5_1","unstructured":"Natalie Enright Jerger, Tushar Krishna, and Li-Shiuan Peh. 2017. On-chip Networks . Morgan & Claypool Publishers . Natalie Enright Jerger, Tushar Krishna, and Li-Shiuan Peh. 2017. On-chip Networks. Morgan & Claypool Publishers."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"A. Kumar etal 2007. Express virtual channels: Towards the ideal interconnection fabric. In ISCA. A. Kumar et al. 2007. Express virtual channels: Towards the ideal interconnection fabric. In ISCA.","DOI":"10.1145\/1250662.1250681"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Thomas Moscibroda and Onur Mutlu. 2009. A case for bufferless routing in on-chip networks. In ISCA. Thomas Moscibroda and Onur Mutlu. 2009. A case for bufferless routing in on-chip networks. In ISCA.","DOI":"10.1145\/1555754.1555781"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2519916"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.17"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522345"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2383442"},{"volume-title":"High-performance multi-queue buffers for VLSI communications switches","author":"Frazier L","key":"e_1_3_2_1_13_1","unstructured":"Yuval Tamir and Gregory L Frazier . 1988. High-performance multi-queue buffers for VLSI communications switches . IEEE Computer Society Press . Yuval Tamir and Gregory L Frazier. 1988. High-performance multi-queue buffers for VLSI communications switches. IEEE Computer Society Press."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Cambridge MA USA","acronym":"MICRO-50"},"container-title":["Proceedings of the 10th International Workshop on Network on Chip Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3139540.3139541","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3139540.3139541","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T19:12:53Z","timestamp":1750965173000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3139540.3139541"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":14,"alternative-id":["10.1145\/3139540.3139541","10.1145\/3139540"],"URL":"https:\/\/doi.org\/10.1145\/3139540.3139541","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}