{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:35:26Z","timestamp":1750221326296,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3139540.3139545","type":"proceedings-article","created":{"date-parts":[[2017,10,26]],"date-time":"2017-10-26T14:19:37Z","timestamp":1509027577000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Performance Evaluation of Mesh-based 3D NoCs"],"prefix":"10.1145","author":[{"given":"Jesus","family":"Gardea","sequence":"first","affiliation":[{"name":"New Mexico State University, Las Cruces, NM"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuho","family":"Jin","sequence":"additional","affiliation":[{"name":"AMD Austin, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdel-Hameed","family":"Badawy","sequence":"additional","affiliation":[{"name":"New Mexico State University, Las Cruces, NM"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonathan","family":"Cook","sequence":"additional","affiliation":[{"name":"New Mexico State University, Las Cruces, NM"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"http:\/\/www.hybridmemorycube.org 2017.  http:\/\/www.hybridmemorycube.org 2017."},{"key":"e_1_3_2_1_2_1","first-page":"507","volume-title":"Automation Test in Europe Conference Exhibition (DATE)","author":"Chen C.","year":"2015","unstructured":"C. Chen and Others. Enabling Vertical Wormhole Wwitching in 3D NoC-Bus Hybrid Systems. In 2015 Design , Automation Test in Europe Conference Exhibition (DATE) , pages 507 -- 512 , March 2015 . C. Chen and Others. Enabling Vertical Wormhole Wwitching in 3D NoC-Bus Hybrid Systems. In 2015 Design, Automation Test in Europe Conference Exhibition (DATE), pages 507--512, March 2015."},{"key":"e_1_3_2_1_3_1","volume-title":"Morgan Kaufmann","author":"Dally W. J.","year":"2003","unstructured":"W. J. Dally and B. Towels . Principles and Practices of Interconnection Networks . Morgan Kaufmann , 2003 . W. J. Dally and B. Towels. Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2003."},{"issue":"1","key":"e_1_3_2_1_4_1","first-page":"293","article-title":"der Plas and Others. Design Issues and Considerations for Low-Cost 3-D TSV IC Technology","volume":"46","author":"G.","year":"2011","unstructured":"G. V . der Plas and Others. Design Issues and Considerations for Low-Cost 3-D TSV IC Technology . IEEE J. of SS Ccts , 46 ( 1 ): 293 -- 307 , Jan 2011 . G. V. der Plas and Others. Design Issues and Considerations for Low-Cost 3-D TSV IC Technology. IEEE J. of SS Ccts, 46(1):293--307, Jan 2011.","journal-title":"IEEE J. of SS Ccts"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001159"},{"key":"e_1_3_2_1_7_1","volume-title":"Hybrid Memory Cube Specification 2.1","author":"Hybrid Memory Cube Consortium","year":"2014","unstructured":"Hybrid Memory Cube Consortium . Hybrid Memory Cube Specification 2.1 , 2014 . Hybrid Memory Cube Consortium. Hybrid Memory Cube Specification 2.1, 2014."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"e_1_3_2_1_10_1","unstructured":"N.Jiang and Others. BookSim 2.0 User's Guide May 2013.  N.Jiang and Others. BookSim 2.0 User's Guide May 2013."},{"key":"e_1_3_2_1_11_1","first-page":"138","volume-title":"ISCA '07","author":"Jongman K.","year":"2007","unstructured":"K. Jongman and Others. A Novel Dimensionally-Decomposed Router for On-chip Communication in 3D Architectures. In 34th ISCA , ISCA '07 , pages 138 -- 149 , New York, NY, USA , 2007 . ACM. K. Jongman and Others. A Novel Dimensionally-Decomposed Router for On-chip Communication in 3D Architectures. In 34th ISCA, ISCA '07, pages 138--149, New York, NY, USA, 2007. ACM."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2016.7799847"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136497"},{"key":"e_1_3_2_1_14_1","first-page":"1","volume-title":"Hot Chips","author":"Macri J.","year":"2015","unstructured":"J. Macri . AM D's Next Generation GPU and High Bandwidth Memory Architecture : FURY . In Hot Chips , pages 1 -- 26 , Aug 2015 . J. Macri. AMD's Next Generation GPU and High Bandwidth Memory Architecture: FURY. In Hot Chips, pages 1--26, Aug 2015."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169058"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"e_1_3_2_1_17_1","volume-title":"July","author":"Peh L. S.","year":"2009","unstructured":"L. S. Peh and N. E. Jerger . On-Chip Networks. Morgan and Claypool, 1 edition , July 2009 . L. S. Peh and N. E. Jerger. On-Chip Networks. Morgan and Claypool, 1 edition, July 2009."},{"key":"e_1_3_2_1_18_1","first-page":"65","volume-title":"Architectures. In Proceedings of the Fifth ACM\/IEEE International Symposium","author":"Rahmani A. M.","year":"2011","unstructured":"A. M. Rahmani and Others. Congestion Aware , Fault Tolerant , and Thermally Efficient Inter-Layer Communication Scheme for Hybrid NoC-bus 3D Architectures. In Proceedings of the Fifth ACM\/IEEE International Symposium , pages 65 -- 72 , May 2011 . A. M. Rahmani and Others. Congestion Aware, Fault Tolerant, and Thermally Efficient Inter-Layer Communication Scheme for Hybrid NoC-bus 3D Architectures. In Proceedings of the Fifth ACM\/IEEE International Symposium, pages 65--72, May 2011."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.17"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.10"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7618-5_8"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"e_1_3_2_1_23_1","volume-title":"23rd HPDC","author":"Zhang D. P.","year":"2014","unstructured":"D. P. Zhang and Others. TOP-PIM : Throughput-Oriented Programmable Processing in Memory . In 23rd HPDC , Vancouver, Canada, pages 85--98 , 2014 . D. P. Zhang and Others. TOP-PIM: Throughput-Oriented Programmable Processing in Memory. In 23rd HPDC, Vancouver, Canada, pages 85--98, 2014."}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Cambridge MA USA","acronym":"MICRO-50"},"container-title":["Proceedings of the 10th International Workshop on Network on Chip Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3139540.3139545","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3139540.3139545","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:14:01Z","timestamp":1750212841000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3139540.3139545"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":23,"alternative-id":["10.1145\/3139540.3139545","10.1145\/3139540"],"URL":"https:\/\/doi.org\/10.1145\/3139540.3139545","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}