{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:36:11Z","timestamp":1750221371657,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,11,12]],"date-time":"2017-11-12T00:00:00Z","timestamp":1510444800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,11,12]]},"DOI":"10.1145\/3148173.3148191","type":"proceedings-article","created":{"date-parts":[[2017,10,31]],"date-time":"2017-10-31T12:31:37Z","timestamp":1509453097000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["LLVM Compiler Implementation for Explicit Parallelization and SIMD Vectorization"],"prefix":"10.1145","author":[{"given":"Xinmin","family":"Tian","sequence":"first","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, US"}]},{"given":"Hideki","family":"Saito","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, US"}]},{"given":"Ernesto","family":"Su","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, US"}]},{"given":"Jin","family":"Lin","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, US"}]},{"given":"Satish","family":"Guggilla","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, US"}]},{"given":"Diego","family":"Caballero","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, US"}]},{"given":"Matt","family":"Masten","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, US"}]},{"given":"Andrew","family":"Savonichev","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, US"}]},{"given":"Michael","family":"Rice","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, US"}]},{"given":"Elena","family":"Demikhovsky","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, US"}]},{"given":"Ayal","family":"Zaks","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, US"}]},{"given":"Gil","family":"Rapaport","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, US"}]},{"given":"Abhinav","family":"Gaba","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, US"}]},{"given":"Vasileios","family":"Porpodas","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, US"}]},{"given":"Eric","family":"Garcia","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, US"}]}],"member":"320","published-online":{"date-parts":[[2017,11,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"issue":"5","key":"e_1_3_2_1_2_1","first-page":"558","volume":"48","author":"Tian X.","year":"2005","unstructured":"X. Tian , M. Girkar , A. J.C. Bik , and H. Saito , \"Practical Compiler Techniques on Efficient Multithreaded Code Generation for OpenMP Programs,\" The Computer Journal, Oxford , Vol. 48 , Issue 5 , pps. 558 -- 601 , 2005 . X. Tian, M. Girkar, A. J.C. Bik, and H. Saito, \"Practical Compiler Techniques on Efficient Multithreaded Code Generation for OpenMP Programs,\" The Computer Journal, Oxford, Vol. 48, Issue 5, pps. 558--601, 2005.","journal-title":"\"Practical Compiler Techniques on Efficient Multithreaded Code Generation for OpenMP Programs,\" The Computer Journal, Oxford"},{"key":"e_1_3_2_1_3_1","first-page":"2349","author":"Tian X.","year":"2012","unstructured":"X. Tian , H. Saito , M. Girkar , S. Preis , S. Kozhukhov , A.G. Cherkasov , C. Nelson , N. Panchenko , R. Geva , Compiling C\/C++ SIMD Extensions for Function and Loop Vectorization on Multicore-SIMD Processors . In Proc . of IEEE 26th International Parallel and Distributed Processing Symposium - Multicore and GPU Prog. Models, Lang. and Compilers Workshop , pp. 2349 -- 2358 , 2012 . X. Tian, H. Saito, M. Girkar, S. Preis, S. Kozhukhov, A.G. Cherkasov, C. Nelson, N. Panchenko, R. Geva, Compiling C\/C++ SIMD Extensions for Function and Loop Vectorization on Multicore-SIMD Processors. In Proc. of IEEE 26th International Parallel and Distributed Processing Symposium - Multicore and GPU Prog. Models, Lang. and Compilers Workshop, pp. 2349--2358, 2012.","journal-title":"Prog. Models, Lang. and Compilers Workshop"},{"key":"e_1_3_2_1_4_1","unstructured":"OpenMP Architecture Review Board \"OpenMP Application Program Interface \" v4.5 Oct. 2015 http:\/\/www.openmp.org  OpenMP Architecture Review Board \"OpenMP Application Program Interface \" v4.5 Oct. 2015 http:\/\/www.openmp.org"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2103656.2103709"},{"key":"e_1_3_2_1_6_1","volume-title":"April 12","author":"Intel Corporation","year":"2017","unstructured":"Intel Corporation , LLVM Intrinsic function and Tag name string interface specitication for directive representation , April 12 , 2017 Intel Corporation, LLVM Intrinsic function and Tag name string interface specitication for directive representation, April 12, 2017"},{"key":"e_1_3_2_1_7_1","volume-title":"Sept. 21","author":"Zaks A.","year":"2016","unstructured":"A. Zaks , et..al., \"[llvm-dev] RFC: Extending LV to vectorize outerloops \", Sept. 21 , 2016 , Intel Corporation . A. Zaks, et..al., \"[llvm-dev] RFC: Extending LV to vectorize outerloops\", Sept. 21, 2016, Intel Corporation."},{"key":"e_1_3_2_1_8_1","volume-title":"Jan. 11","author":"Finkel H.","year":"2017","unstructured":"H. Finkel and X. Tian \"[llvm-dev] RPC : A Proposal for adding an experimental IR-level region-annotation infrastructure , Jan. 11 , 2017 . http:\/\/lists.llvm.org\/pipermail\/llvm-dev\/2017-January\/108906.html. H. Finkel and X. Tian \"[llvm-dev] RPC: A Proposal for adding an experimental IR-level region-annotation infrastructure, Jan. 11, 2017. http:\/\/lists.llvm.org\/pipermail\/llvm-dev\/2017-January\/108906.html."},{"key":"e_1_3_2_1_9_1","volume-title":"LLVM Developer's Conference","author":"Saito H.","year":"2016","unstructured":"H. Saito , et. al., \"Extending LoopVectorizer towards supporting OpenMP4.5 SIMD and outer loop auto-vectorization \", LLVM Developer's Conference , Nov. 2016 H. Saito, et. al., \"Extending LoopVectorizer towards supporting OpenMP4.5 SIMD and outer loop auto-vectorization\", LLVM Developer's Conference, Nov. 2016"},{"key":"e_1_3_2_1_10_1","volume-title":"March 2","author":"Tian X.","year":"2016","unstructured":"X. Tian , et.al. \"Proposal for function vectorization and loop vectorization with function calls \", March 2 , 2016 . Intel Corp . http:\/\/lists.llvm.org\/pipermail\/cfe-dev\/2016-March\/047732.html. X. Tian, et.al. \"Proposal for function vectorization and loop vectorization with function calls\", March 2, 2016. Intel Corp. http:\/\/lists.llvm.org\/pipermail\/cfe-dev\/2016-March\/047732.html."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IVS.2010.5548091"},{"key":"e_1_3_2_1_12_1","first-page":"21","volume":"2016","author":"Tian X.","unstructured":"X. Tian , H. Saito , E. Su , A. Gaba , M. Masten , E. Garcia , A. Zaks , \" LLVM Framework and IR Extensions for Parallelization , SIMD Vectorization and Offloading\". LLVM-HPC@ SC 2016 : 21 -- 31 . X. Tian, H. Saito, E. Su, A. Gaba, M. Masten, E. Garcia, A. Zaks, \"LLVM Framework and IR Extensions for Parallelization, SIMD Vectorization and Offloading\". LLVM-HPC@SC 2016: 21--31.","journal-title":"SC"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3018743.3018758"}],"event":{"name":"SC '17: The International Conference for High Performance Computing, Networking, Storage and Analysis","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","IEEE CS"],"location":"Denver CO USA","acronym":"SC '17"},"container-title":["Proceedings of the Fourth Workshop on the LLVM Compiler Infrastructure in HPC"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3148173.3148191","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3148173.3148191","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:26:34Z","timestamp":1750213594000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3148173.3148191"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11,12]]},"references-count":13,"alternative-id":["10.1145\/3148173.3148191","10.1145\/3148173"],"URL":"https:\/\/doi.org\/10.1145\/3148173.3148191","relation":{},"subject":[],"published":{"date-parts":[[2017,11,12]]},"assertion":[{"value":"2017-11-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}