{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T08:55:40Z","timestamp":1780390540402,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,11,12]],"date-time":"2017-11-12T00:00:00Z","timestamp":1510444800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,11,12]]},"DOI":"10.1145\/3149393.3149394","type":"proceedings-article","created":{"date-parts":[[2017,11,3]],"date-time":"2017-11-03T12:36:10Z","timestamp":1509712570000},"page":"31-36","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Architecting HBM as a high bandwidth, high capacity, self-managed last-level cache"],"prefix":"10.1145","author":[{"given":"Tyler","family":"Stocksdale","sequence":"first","affiliation":[{"name":"North Carolina State University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mu-Tien","family":"Chang","sequence":"additional","affiliation":[{"name":"Samsung Semiconductor Inc."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongzhong","family":"Zheng","sequence":"additional","affiliation":[{"name":"Samsung Semiconductor Inc."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Frank","family":"Mueller","sequence":"additional","affiliation":[{"name":"North Carolina State University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,11,12]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"JEDEC Standard \"High Bandwidth Memory (HBM) DRAM \" in JESD235A 2015.  JEDEC Standard \"High Bandwidth Memory (HBM) DRAM \" in JESD235A 2015."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378637"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056027"},{"key":"e_1_3_2_1_5_1","article-title":"A Survey Of Techniques for Architecting DRAM Caches","author":"Mittal S.","year":"2015","unstructured":"S. Mittal , and J.S. Vetter , \" A Survey Of Techniques for Architecting DRAM Caches \", IEEE Transactions on Parallel and Distributed Systems , 2015 . S. Mittal, and J.S. Vetter, \"A Survey Of Techniques for Architecting DRAM Caches\", IEEE Transactions on Parallel and Distributed Systems, 2015.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.38"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522314"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337202"},{"key":"e_1_3_2_1_9_1","unstructured":"(2014). {Online}. Available: http:\/\/wccftech.com\/intel-xeon-phiknights-landing-processors-stacked-dram-hmc-16gb\/  (2014). {Online}. Available: http:\/\/wccftech.com\/intel-xeon-phiknights-landing-processors-stacked-dram-hmc-16gb\/"},{"key":"e_1_3_2_1_10_1","unstructured":"(2015). {Online}. Available: http:\/\/www.amd.com\/en-us\/innovations\/software-technologies\/hbm  (2015). {Online}. Available: http:\/\/www.amd.com\/en-us\/innovations\/software-technologies\/hbm"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.58"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.36"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601880"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2402435"},{"key":"e_1_3_2_1_16_1","volume-title":"IEEE International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS)","author":"Naji O.","year":"2015","unstructured":"O. Naji , A. Hansson , C. Weis , M. Jung , N. Wehn , \" A High-Level DRAM Timing , Power and Area Exploration Tool\" , IEEE International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS) , 2015 . O. Naji, A. Hansson, C. Weis, M. Jung, N. Wehn, \"A High-Level DRAM Timing, Power and Area Exploration Tool\", IEEE International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS), 2015."},{"key":"e_1_3_2_1_17_1","unstructured":"JEDEC Standard \"DDR4 SDRAM Standard \" in JESD79-4A 2013.  JEDEC Standard \"DDR4 SDRAM Standard \" in JESD79-4A 2013."},{"key":"e_1_3_2_1_18_1","volume-title":"Design Considerations, and Trade-off Analysis.\"","author":"Tschirhart P. K.","year":"2015","unstructured":"P. K. Tschirhart , \" Multi-Level Main Memory Systems : Technology Choices , Design Considerations, and Trade-off Analysis.\" , 2015 . P. K. Tschirhart, \"Multi-Level Main Memory Systems: Technology Choices, Design Considerations, and Trade-off Analysis.\", 2015."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"}],"event":{"name":"SC '17: The International Conference for High Performance Computing, Networking, Storage and Analysis","location":"Denver Colorado","acronym":"SC '17","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 2nd Joint International Workshop on Parallel Data Storage & Data Intensive Scalable Computing Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3149393.3149394","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3149393.3149394","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:07Z","timestamp":1750212667000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3149393.3149394"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11,12]]},"references-count":20,"alternative-id":["10.1145\/3149393.3149394","10.1145\/3149393"],"URL":"https:\/\/doi.org\/10.1145\/3149393.3149394","relation":{},"subject":[],"published":{"date-parts":[[2017,11,12]]},"assertion":[{"value":"2017-11-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}