{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:32Z","timestamp":1750221272068,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,11,12]],"date-time":"2017-11-12T00:00:00Z","timestamp":1510444800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,11,12]]},"DOI":"10.1145\/3149412.3149417","type":"proceedings-article","created":{"date-parts":[[2017,10,31]],"date-time":"2017-10-31T14:58:58Z","timestamp":1509461938000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Adaptive Time-based Encoding for Energy-Efficient Large Cache Architectures"],"prefix":"10.1145","author":[{"given":"Payman","family":"Behnam","sequence":"first","affiliation":[{"name":"University of Utah, Salt Lake City, UT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naser","family":"Sedaghati","sequence":"additional","affiliation":[{"name":"Imagination Technologies, San Francisco, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahdi Nazm","family":"Bojnordi","sequence":"additional","affiliation":[{"name":"University of Utah Salt, Lake City, UT"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2017,11,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522340"},{"key":"e_1_3_2_1_2_1","volume-title":"Tech. Rep. RNR-94-007.","author":"Bailey D. H.","year":"1994","unstructured":"D. H. Bailey 1994 . NAS parallel benchmarks. Technical Report. NASA Ames Research Center . Tech. Rep. RNR-94-007. D. H. Bailey et al. 1994. NAS parallel benchmarks. Technical Report. NASA Ames Research Center. Tech. Rep. RNR-94-007."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.21"},{"volume-title":"TLC: Transmission Line Caches. In International Symposium on Microarchitecture (MICRO). 43--54","author":"Bradford","key":"e_1_3_2_1_4_1","unstructured":"Bradford M. Beckmann and David A. Wood. 2003 . TLC: Transmission Line Caches. In International Symposium on Microarchitecture (MICRO). 43--54 . Bradford M. Beckmann and David A. Wood. 2003. TLC: Transmission Line Caches. In International Symposium on Microarchitecture (MICRO). 43--54."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337162"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540729"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2006.342328"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2002.1014923"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2004.7"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Julien Dusser Thomas Piquet and Andr\u00e9 Seznec. 2008. Zero-Content Augmented Caches. Rapport de recherche RR-6705. INRIA.  Julien Dusser Thomas Piquet and Andr\u00e9 Seznec. 2008. Zero-Content Augmented Caches. Rapport de recherche RR-6705. INRIA.","DOI":"10.1145\/1542275.1542288"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545232"},{"key":"e_1_3_2_1_12_1","unstructured":"FreePDK [n. d.]. FreePDK 45nm Open-Access Based PDK for the 45nm Technology Node. ([n. d.]). http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK.  FreePDK [n. d.]. FreePDK 45nm Open-Access Based PDK for the 45nm Technology Node. ([n. d.]). http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487679"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2013.2262094"},{"key":"e_1_3_2_1_15_1","volume-title":"IEEE Asia Solid-State Circuits Conference (ASSCC). 14--17","author":"George Varghese","year":"2007","unstructured":"Varghese George , Sanjeev Jahagirdar , Chao Tong , K. Smits , Satish Damaraju , Scott Siers , Ves Naydenov , Tanveer Khondker , Sanjib Sarkar , and Puneet Singh . 2007 . Penryn: 45-nm next generation Intel core 2 processor . In IEEE Asia Solid-State Circuits Conference (ASSCC). 14--17 . Varghese George, Sanjeev Jahagirdar, Chao Tong, K. Smits, Satish Damaraju, Scott Siers, Ves Naydenov, Tanveer Khondker, Sanjib Sarkar, and Puneet Singh. 2007. Penryn: 45-nm next generation Intel core 2 processor. In IEEE Asia Solid-State Circuits Conference (ASSCC). 14--17."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330644"},{"volume-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 230--232","author":"Karl E.","key":"e_1_3_2_1_18_1","unstructured":"E. Karl , Yih Wang , Yong-Gee Ng , Zheng Guo , F. Hamzaoglu , U. Bhattacharya , K. Zhang , K. Mistry , and M. Bohr . 2012. A 4.6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry . In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 230--232 . E. Karl, Yih Wang, Yong-Gee Ng, Zheng Guo, F. Hamzaoglu, U. Bhattacharya, K. Zhang, K. Mistry, and M. Bohr. 2012. A 4.6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry. In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 230--232."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379268"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_21_1","volume-title":"Leakage Power Optimization Techniques for Ultra Deep Sub-Micron Multi-Level Caches. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'03)","author":"Kim Nam Sung","year":"2003","unstructured":"Nam Sung Kim , David Blaauw , and Trevor Mudge . 2003 . Leakage Power Optimization Techniques for Ultra Deep Sub-Micron Multi-Level Caches. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'03) . 627--. Nam Sung Kim, David Blaauw, and Trevor Mudge. 2003. Leakage Power Optimization Techniques for Ultra Deep Sub-Micron Multi-Level Caches. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'03). 627--."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"volume-title":"Symposium on VLSI Circuits (VLSIC). 58--59","author":"Maeda N.","key":"e_1_3_2_1_23_1","unstructured":"N. Maeda , S. Komatsu , M. Morimoto , and Y. Shimazaki . 2012. A 0.41 uA standby leakage 32Kb embedded SRAM with Low-Voltage resume-standby utilizing all digital current comparator in 28nm HKMG CMOS . In Symposium on VLSI Circuits (VLSIC). 58--59 . N. Maeda, S. Komatsu, M. Morimoto, and Y. Shimazaki. 2012. A 0.41 uA standby leakage 32Kb embedded SRAM with Low-Voltage resume-standby utilizing all digital current comparator in 28nm HKMG CMOS. In Symposium on VLSI Circuits (VLSIC). 58--59."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818332"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446064"},{"volume-title":"Digital Communications","author":"Proakis J. G.","key":"e_1_3_2_1_27_1","unstructured":"J. G. Proakis . 1995. Digital Communications . Third Edition, McGraw-Hill . J. G. Proakis. 1995. Digital Communications. Third Edition, McGraw-Hill."},{"volume-title":"IEEE International Solid-State Circuits Conference (ISSCC). Digest of Technical Papers. 315--324","author":"Rusu S.","key":"e_1_3_2_1_28_1","unstructured":"S. Rusu , S. Tam , H. Muljono , D. Ayers , and J. Chang . 2006. A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache . In IEEE International Solid-State Circuits Conference (ISSCC). Digest of Technical Papers. 315--324 . S. Rusu, S. Tam, H. Muljono, D. Ayers, and J. Chang. 2006. A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache. In IEEE International Solid-State Circuits Conference (ISSCC). Digest of Technical Papers. 315--324."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288133"},{"key":"e_1_3_2_1_30_1","volume-title":"Burleson","author":"Stan Mircea R.","year":"1995","unstructured":"Mircea R. Stan and Wayne P . Burleson . 1995 . Bus-invert coding for low-power i\/o. IEEE Transactions on VLSI Systems ( 1995), 49--58. Mircea R. Stan and Wayne P. Burleson. 1995. Bus-invert coding for low-power i\/o. IEEE Transactions on VLSI Systems (1995), 49--58."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487752"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.2009.5433222"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","unstructured":"Luis Villa Michael Zhang and Krste Asanovic. 2000. Dynamic zero compression for cache energy reduction. In MICRO. 214--220.  Luis Villa Michael Zhang and Krste Asanovic. 2000. Dynamic zero compression for cache energy reduction. In MICRO. 214--220.","DOI":"10.1145\/360128.360150"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783735"},{"key":"e_1_3_2_1_35_1","volume-title":"Programs: Characterization and Methodological Considerations. In ISCA. 24--36.","author":"Woo S. C.","year":"1995","unstructured":"S. C. Woo , M. Ohara , E. Torrie , J. P. Singh , and A. Gupta . 1995 . The SPLASH- 2 Programs: Characterization and Methodological Considerations. In ISCA. 24--36. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. 1995. The SPLASH-2 Programs: Characterization and Methodological Considerations. In ISCA. 24--36."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306783"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280876"}],"event":{"name":"SC '17: The International Conference for High Performance Computing, Networking, Storage and Analysis","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","IEEE CS"],"location":"Denver CO USA","acronym":"SC '17"},"container-title":["Proceedings of the 5th International Workshop on Energy Efficient Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3149412.3149417","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3149412.3149417","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:07Z","timestamp":1750212667000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3149412.3149417"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11,12]]},"references-count":36,"alternative-id":["10.1145\/3149412.3149417","10.1145\/3149412"],"URL":"https:\/\/doi.org\/10.1145\/3149412.3149417","relation":{},"subject":[],"published":{"date-parts":[[2017,11,12]]},"assertion":[{"value":"2017-11-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}