{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,21]],"date-time":"2026-08-21T13:53:49Z","timestamp":1787320429641,"version":"build-2736575974"},"reference-count":63,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2017,12,5]],"date-time":"2017-12-05T00:00:00Z","timestamp":1512432000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2017,12,31]]},"abstract":"<jats:p>We introduce the Coarse-Grain Out-of-Order (CG-OoO) general-purpose processor designed to achieve close to In-Order (InO) processor energy while maintaining Out-of-Order (OoO) performance. CG-OoO is an energy-performance-proportional architecture. Block-level code processing is at the heart of this architecture; CG-OoO speculates, fetches, schedules, and commits code at block-level granularity. It eliminates unnecessary accesses to energy-consuming tables and turns large tables into smaller, distributed tables that are cheaper to access. CG-OoO leverages compiler-level code optimizations to deliver efficient static code and exploits dynamic block-level and instruction-level parallelism. CG-OoO introduces Skipahead, a complexity effective, limited out-of-order instruction scheduling model. Through the energy efficiency techniques applied to the compiler and processor pipeline stages, CG-OoO closes 62% of the average energy gap between the InO and OoO baseline processors at the same area and nearly the same performance as the OoO. This makes CG-OoO 1.8\u00d7 more efficient than the OoO on the energy-delay product inverse metric. CG-OoO meets the OoO nominal performance while trading off the peak scheduling performance for superior energy efficiency.<\/jats:p>","DOI":"10.1145\/3151034","type":"journal-article","created":{"date-parts":[[2017,12,6]],"date-time":"2017-12-06T16:23:15Z","timestamp":1512577395000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["CG-OoO"],"prefix":"10.1145","volume":"14","author":[{"given":"Milad","family":"Mohammadi","sequence":"first","affiliation":[{"name":"Stanford University, Stanford, CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tor M.","family":"Aamodt","sequence":"additional","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"William J.","family":"Dally","sequence":"additional","affiliation":[{"name":"NVIDIA \/ Stanford University, Stanford, CA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2017,12,5]]},"reference":[{"key":"e_1_2_2_1_1","volume-title":"Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Akkary Haitham","year":"2003","unstructured":"Haitham Akkary , Ravi Rajwar , and Srikanth T. Srinivasan . 2003. Checkpoint processing and recovery: Towards scalable large instruction window processors . In Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture , 2003 (MICRO-36). IEEE, 423--434. Haitham Akkary, Ravi Rajwar, and Srikanth T. Srinivasan. 2003. Checkpoint processing and recovery: Towards scalable large instruction window processors. In Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture, 2003 (MICRO-36). IEEE, 423--434."},{"key":"e_1_2_2_2_1","volume-title":"Retrieved","year":"2006","unstructured":"Apple. 2006 . Apple Rosetta Software . Retrieved September 20, 2017, from https:\/\/www.apple.com\/la\/rosetta. Apple. 2006. Apple Rosetta Software. Retrieved September 20, 2017, from https:\/\/www.apple.com\/la\/rosetta."},{"key":"e_1_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815967"},{"key":"e_1_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.1"},{"key":"e_1_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.443"},{"key":"e_1_2_2_6_1","volume-title":"SPEC Benchmark Workshop.","author":"Bird Sarah","year":"2007","unstructured":"Sarah Bird , Aashish Phansalkar , Lizy K. John , Alex Mericas , and Rajeev Indukuru . 2007 . Performance characterization of SPEC CPU benchmarks on Intels core microarchitecture based processor . In SPEC Benchmark Workshop. Sarah Bird, Aashish Phansalkar, Lizy K. John, Alex Mericas, and Rajeev Indukuru. 2007. Performance characterization of SPEC CPU benchmarks on Intels core microarchitecture based processor. In SPEC Benchmark Workshop."},{"key":"e_1_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774865"},{"key":"e_1_2_2_8_1","volume-title":"GOMACTech Intelligent Technologies Conference.","author":"Burger Doug","unstructured":"Doug Burger and Stephen W. Keckler . 2005. 19.5: Breaking the GOP\/Watt barrier with EDGE architectures . In GOMACTech Intelligent Technologies Conference. Doug Burger and Stephen W. Keckler. 2005. 19.5: Breaking the GOP\/Watt barrier with EDGE architectures. In GOMACTech Intelligent Technologies Conference."},{"key":"e_1_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"key":"e_1_2_2_10_1","unstructured":"Y. U. Cao Takashi Sato Dennis Sylvester Michael Orshansky and C. Hu. 2002. Predictive technology model. Retrieved from http:\/\/ptm.asu.edu.  Y. U. Cao Takashi Sato Dennis Sylvester Michael Orshansky and C. Hu. 2002. Predictive technology model. Retrieved from http:\/\/ptm.asu.edu."},{"key":"e_1_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750407"},{"key":"e_1_2_2_12_1","first-page":"371","article-title":"Low-power CMOS digital design","volume":"75","author":"Chandrakasan Anantha P.","year":"1992","unstructured":"Anantha P. Chandrakasan , Samuel Sheng , and Robert W. Brodersen . 1992 . Low-power CMOS digital design . IEICE Transactions on Electronics 75 , 4 (1992), 371 -- 382 . Anantha P. Chandrakasan, Samuel Sheng, and Robert W. Brodersen. 1992. Low-power CMOS digital design. IEICE Transactions on Electronics 75, 4 (1992), 371--382.","journal-title":"IEICE Transactions on Electronics"},{"key":"e_1_2_2_13_1","unstructured":"Intel Corporation. 2009. Intel 64 and IA-32 Architectures Optimization Reference Manual.  Intel Corporation. 2009. Intel 64 and IA-32 Architectures Optimization Reference Manual."},{"key":"e_1_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000079"},{"key":"e_1_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10008"},{"key":"e_1_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665743"},{"key":"e_1_2_2_18_1","unstructured":"Bill Dally. 2011. Project denver. Processor to Usher in New Era of Computing. Retrieved from http:\/\/blogs.nvidia.com\/blog\/2011\/01\/05\/project-denver-processor-to-usher-in -new-era-of-computing\/.  Bill Dally. 2011. Project denver. Processor to Usher in New Era of Computing. Retrieved from http:\/\/blogs.nvidia.com\/blog\/2011\/01\/05\/project-denver-processor-to-usher-in -new-era-of-computing\/."},{"key":"e_1_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750398"},{"key":"e_1_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/776261.776263"},{"key":"e_1_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.2200\/S00309ED1V01Y201011CAC012"},{"key":"e_1_2_2_23_1","first-page":"1","article-title":"SimPoint 3.0: Faster and more flexible program phase analysis","volume":"7","author":"Hamerly Greg","year":"2005","unstructured":"Greg Hamerly , Erez Perelman , Jeremy Lau , and Brad Calder . 2005 . SimPoint 3.0: Faster and more flexible program phase analysis . Journal of Instruction Level Parallelism 7 , 4 (2005), 1 -- 28 . Greg Hamerly, Erez Perelman, Jeremy Lau, and Brad Calder. 2005. SimPoint 3.0: Faster and more flexible program phase analysis. Journal of Instruction Level Parallelism 7, 4 (2005), 1--28.","journal-title":"Journal of Instruction Level Parallelism"},{"key":"e_1_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/608714.608754"},{"key":"e_1_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798281"},{"key":"e_1_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416634"},{"key":"e_1_2_2_28_1","article-title":"The microarchitecture of the Pentium\u00ae 4 processor. Intel Technology","author":"Hinton Glenn","year":"2001","unstructured":"Glenn Hinton , Dave Sager , Mike Upton , and Darrell Boggs . 2001 . The microarchitecture of the Pentium\u00ae 4 processor. Intel Technology Journal. Citeseer. Glenn Hinton, Dave Sager, Mike Upton, and Darrell Boggs. 2001. The microarchitecture of the Pentium\u00ae 4 processor. Intel Technology Journal. Citeseer.","journal-title":"Journal. Citeseer."},{"key":"e_1_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"e_1_2_2_30_1","volume-title":"Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors","author":"Kessler Richard E.","year":"1998","unstructured":"Richard E. Kessler , Edward J. McLellan , and David A. Webb . 1998. The alpha 21264 microprocessor architecture . In Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors , 1998 (ICCD\u201998). IEEE, 90--95. Richard E. Kessler, Edward J. McLellan, and David A. Webb. 1998. The alpha 21264 microprocessor architecture. In Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors, 1998 (ICCD\u201998). IEEE, 90--95."},{"key":"e_1_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.36"},{"key":"e_1_2_2_32_1","volume-title":"Proceedings of the 29th Annual International Symposium on Computer Architecture","author":"Kim H.-S.","year":"2002","unstructured":"H.-S. Kim and James E. Smith . 2002. An instruction set and microarchitecture for instruction level distributed processing . In Proceedings of the 29th Annual International Symposium on Computer Architecture , 2002 . IEEE, 71--81. H.-S. Kim and James E. Smith. 2002. An instruction set and microarchitecture for instruction level distributed processing. In Proceedings of the 29th Annual International Symposium on Computer Architecture, 2002. IEEE, 71--81."},{"key":"e_1_2_2_33_1","volume-title":"Proceedings of the 2010 International Conference on Power Aware Computing and Systems. 1--8.","author":"Sueur Etienne Le","year":"2010","unstructured":"Etienne Le Sueur and Gernot Heiser . 2010 . Dynamic voltage and frequency scaling: The laws of diminishing returns . In Proceedings of the 2010 International Conference on Power Aware Computing and Systems. 1--8. Etienne Le Sueur and Gernot Heiser. 2010. Dynamic voltage and frequency scaling: The laws of diminishing returns. In Proceedings of the 2010 International Conference on Power Aware Computing and Systems. 1--8."},{"key":"e_1_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_2_2_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065034"},{"key":"e_1_2_2_36_1","first-page":"625","article-title":"Superscalar instruction pipeline using alignment logic responsive to boundary identification logic for aligning and appending variable length instructions to instructions stored in cache. April 29 1997","volume":"5","author":"Mahin Stephen W.","year":"1997","unstructured":"Stephen W. Mahin , Stephen M. Conor , Stephen J. Ciavaglia , Lyman H. Moulton III, Stephen E. Rich , and Paul D. Kartschoke . 1997 . Superscalar instruction pipeline using alignment logic responsive to boundary identification logic for aligning and appending variable length instructions to instructions stored in cache. April 29 1997 . US Patent 5 , 625 ,787. Stephen W. Mahin, Stephen M. Conor, Stephen J. Ciavaglia, Lyman H. Moulton III, Stephen E. Rich, and Paul D. Kartschoke. 1997. Superscalar instruction pipeline using alignment logic responsive to boundary identification logic for aligning and appending variable length instructions to instructions stored in cache. April 29 1997. US Patent 5,625,787.","journal-title":"US Patent"},{"key":"e_1_2_2_37_1","volume-title":"Bringmann","author":"Mahlke Scott A.","year":"1992","unstructured":"Scott A. Mahlke , David C. Lin , William Y. Chen , Richard E. Hank , and Roger A . Bringmann . 1992 . Effective compiler support for predicated execution using the hyperblock. In ACM SIGMICRO Newsletter, Vol. 23 . IEEE Computer Society Press , 45--54. Scott A. Mahlke, David C. Lin, William Y. Chen, Richard E. Hank, and Roger A. Bringmann. 1992. Effective compiler support for predicated execution using the hyperblock. In ACM SIGMICRO Newsletter, Vol. 23. IEEE Computer Society Press, 45--54."},{"key":"e_1_2_2_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2499368.2451143"},{"key":"e_1_2_2_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2330820"},{"key":"e_1_2_2_40_1","volume-title":"Proceedings of the 9th International Symposium on High-Performance Computer Architecture","author":"Mutlu Onur","year":"2003","unstructured":"Onur Mutlu , Jared Stark , Chris Wilkerson , and Yale N. Patt . 2003. Runahead execution: An alternative to very large instruction windows for out-of-order processors . In Proceedings of the 9th International Symposium on High-Performance Computer Architecture , 2003 (HPCA-9\u201903). IEEE, 129--140. Onur Mutlu, Jared Stark, Chris Wilkerson, and Yale N. Patt. 2003. Runahead execution: An alternative to very large instruction windows for out-of-order processors. In Proceedings of the 9th International Symposium on High-Performance Computer Architecture, 2003 (HPCA-9\u201903). IEEE, 129--140."},{"key":"e_1_2_2_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750380"},{"key":"e_1_2_2_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264201"},{"key":"e_1_2_2_43_1","volume-title":"Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 411","author":"Park Il","unstructured":"Il Park , Chong Liang Ooi , and T. N. Vijaykumar . 2003. Reducing design complexity of the load\/store queue . In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 411 . Il Park, Chong Liang Ooi, and T. N. Vijaykumar. 2003. Reducing design complexity of the load\/store queue. In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 411."},{"key":"e_1_2_2_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"e_1_2_2_45_1","unstructured":"Charles Price. 1995. MIPS IV instruction set.  Charles Price. 1995. MIPS IV instruction set."},{"key":"e_1_2_2_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/307338.300999"},{"key":"e_1_2_2_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/307338.300999"},{"key":"e_1_2_2_48_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266814"},{"key":"e_1_2_2_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658644"},{"key":"e_1_2_2_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"e_1_2_2_51_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545249"},{"key":"e_1_2_2_52_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774902"},{"key":"e_1_2_2_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.39"},{"key":"e_1_2_2_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.45"},{"key":"e_1_2_2_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/225830.224451"},{"key":"e_1_2_2_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.197407"},{"key":"e_1_2_2_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/1037949.1024407"},{"key":"e_1_2_2_58_1","volume-title":"WaveScalar. In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 291","author":"Swanson Steven","year":"2003","unstructured":"Steven Swanson , Ken Michelson , Andrew Schwerin , and Mark Oskin . 2003 . WaveScalar. In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 291 . Steven Swanson, Ken Michelson, Andrew Schwerin, and Mark Oskin. 2003. WaveScalar. In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 291."},{"key":"e_1_2_2_59_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"e_1_2_2_60_1","volume-title":"Retrieved","author":"Tool Keil","year":"2015","unstructured":"Keil Tool . 2015 . ARM registers . Retrieved August 24, 2015, from http:\/\/www.keil.com\/support\/man\/docs\/armasm\/armasm_dom1359731128950.htm. Keil Tool. 2015. ARM registers. Retrieved August 24, 2015, from http:\/\/www.keil.com\/support\/man\/docs\/armasm\/armasm_dom1359731128950.htm."},{"key":"e_1_2_2_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.23"},{"key":"e_1_2_2_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859627"},{"key":"e_1_2_2_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815965"},{"key":"e_1_2_2_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077614"},{"key":"e_1_2_2_65_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131544"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3151034","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3151034","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:13:39Z","timestamp":1750198419000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3151034"}},"subtitle":["Energy-Efficient Coarse-Grain Out-of-Order Execution Near In-Order Energy with Near Out-of-Order Performance"],"short-title":[],"issued":{"date-parts":[[2017,12,5]]},"references-count":63,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2017,12,31]]}},"alternative-id":["10.1145\/3151034"],"URL":"https:\/\/doi.org\/10.1145\/3151034","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,12,5]]},"assertion":[{"value":"2017-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}