{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T12:38:57Z","timestamp":1756384737951,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,9,9]],"date-time":"2017-09-09T00:00:00Z","timestamp":1504915200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Spanish Ministerio de economia y competitividad","award":["TIN2015-65316-P"],"award-info":[{"award-number":["TIN2015-65316-P"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,9,9]]},"DOI":"10.1145\/3152821.3152880","type":"proceedings-article","created":{"date-parts":[[2017,11,27]],"date-time":"2017-11-27T13:24:32Z","timestamp":1511789072000},"page":"1-5","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Exploiting Parallelism on GPUs and FPGAs with OmpSs"],"prefix":"10.1145","author":[{"given":"Jaume","family":"Bosch","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}]},{"given":"Antonio","family":"Filgueras","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}]},{"given":"Miquel","family":"Vidal","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}]},{"given":"Daniel","family":"Jimenez-Gonzalez","sequence":"additional","affiliation":[{"name":"Universitat Politecnica de Catalunya, Barcelona, Spain"}]},{"given":"Carlos","family":"Alvarez","sequence":"additional","affiliation":[{"name":"Universitat Politecnica de Catalunya, Barcelona, Spain"}]},{"given":"Xavier","family":"Martorell","sequence":"additional","affiliation":[{"name":"Universitat Politecnica de Catalunya, Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2017,9,9]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"https:\/\/www.altera.com\/products\/design-software\/fpga-design\/quartus-prime\/what-s-new.html","author":"Intel Corp. 2017. Quartus Prime.","year":"2017","unstructured":"Intel Corp. 2017. Quartus Prime. ( 2017 ). https:\/\/www.altera.com\/products\/design-software\/fpga-design\/quartus-prime\/what-s-new.html Intel Corp. 2017. Quartus Prime. (2017). https:\/\/www.altera.com\/products\/design-software\/fpga-design\/quartus-prime\/what-s-new.html"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626411000151"},{"key":"e_1_3_2_1_3_1","unstructured":"Avnet Inc. 2017. Zedboard. (September 2017). http:\/\/zedboard.org\/product\/zedboard  Avnet Inc. 2017. Zedboard. (September 2017). http:\/\/zedboard.org\/product\/zedboard"},{"key":"e_1_3_2_1_4_1","unstructured":"SECO Inc. 2017. The AXIOM Board. (2017). http:\/\/www.axiom-project.eu\/2017\/02\/the-axiom-board-has-arrived\/  SECO Inc. 2017. The AXIOM Board. (2017). http:\/\/www.axiom-project.eu\/2017\/02\/the-axiom-board-has-arrived\/"},{"key":"e_1_3_2_1_5_1","unstructured":"Xilinx Inc. 2017. Vivado High-Level Synthesis. (2017). http:\/\/www.xilinx.com\/hls  Xilinx Inc. 2017. Vivado High-Level Synthesis. (2017). http:\/\/www.xilinx.com\/hls"},{"key":"e_1_3_2_1_6_1","volume-title":"Xilinx Zynq-7000 All Programmable SoC ZC702 Evaluation Kit. (September","author":"Xilinx Inc. 2017.","year":"2017","unstructured":"Xilinx Inc. 2017. Xilinx Zynq-7000 All Programmable SoC ZC702 Evaluation Kit. (September 2017 ). https:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-z7-zc702-g.html Xilinx Inc. 2017. Xilinx Zynq-7000 All Programmable SoC ZC702 Evaluation Kit. (September 2017). https:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-z7-zc702-g.html"},{"key":"e_1_3_2_1_7_1","volume-title":"Xilinx Zynq-7000 All Programmable SoC ZC706 Evaluation Kit. (September","author":"Xilinx Inc. 2017.","year":"2017","unstructured":"Xilinx Inc. 2017. Xilinx Zynq-7000 All Programmable SoC ZC706 Evaluation Kit. (September 2017 ). https:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-z7-zc706-g.html Xilinx Inc. 2017. Xilinx Zynq-7000 All Programmable SoC ZC706 Evaluation Kit. (September 2017). https:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-z7-zc706-g.html"},{"key":"e_1_3_2_1_8_1","volume-title":"https:\/\/www.xilinx.com\/products\/silicon-devices\/soc\/zynq-ultrascale-mpsoc.html","author":"Xilinx Inc. 2017. Zynq Ultrascale+ MPSoC.","year":"2017","unstructured":"Xilinx Inc. 2017. Zynq Ultrascale+ MPSoC. ( 2017 ). https:\/\/www.xilinx.com\/products\/silicon-devices\/soc\/zynq-ultrascale-mpsoc.html Xilinx Inc. 2017. Zynq Ultrascale+ MPSoC. (2017). https:\/\/www.xilinx.com\/products\/silicon-devices\/soc\/zynq-ultrascale-mpsoc.html"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435266"},{"key":"e_1_3_2_1_10_1","unstructured":"University of Tennessee. 2017. BLAS - Basic Linear Algebra Subprograms. (2017). http:\/\/www.netlib.org\/blas\/  University of Tennessee. 2017. BLAS - Basic Linear Algebra Subprograms. (2017). http:\/\/www.netlib.org\/blas\/"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2014.26"}],"event":{"name":"ANDARE '17: 1st Workshop on AutotuniNg and aDaptivity AppRoaches for Energy efficient HPC Systems","acronym":"ANDARE '17","location":"Portland OR USA"},"container-title":["Proceedings of the 1st Workshop on AutotuniNg and aDaptivity AppRoaches for Energy efficient HPC Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3152821.3152880","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3152821.3152880","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:19Z","timestamp":1750212679000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3152821.3152880"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9,9]]},"references-count":11,"alternative-id":["10.1145\/3152821.3152880","10.1145\/3152821"],"URL":"https:\/\/doi.org\/10.1145\/3152821.3152880","relation":{},"subject":[],"published":{"date-parts":[[2017,9,9]]},"assertion":[{"value":"2017-09-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}