{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,23]],"date-time":"2026-03-23T15:21:36Z","timestamp":1774279296557,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,2,24]],"date-time":"2018-02-24T00:00:00Z","timestamp":1519430400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,2,24]]},"DOI":"10.1145\/3168806","type":"proceedings-article","created":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T20:06:04Z","timestamp":1519934764000},"page":"352-364","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Register allocation for Intel processor graphics"],"prefix":"10.1145","author":[{"given":"Wei-Yu","family":"Chen","sequence":"first","affiliation":[{"name":"Intel, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guei-Yuan","family":"Lueh","sequence":"additional","affiliation":[{"name":"Intel, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pratik","family":"Ashar","sequence":"additional","affiliation":[{"name":"Intel, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaiyu","family":"Chen","sequence":"additional","affiliation":[{"name":"Intel, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Buqi","family":"Cheng","sequence":"additional","affiliation":[{"name":"Intel, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2018,2,24]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"https:\/\/bioshockinfinite.ghoststorygames.com\/","author":"Games K","year":"2013","unstructured":"2K Games. 2013. Bioshock Infinite. (2013). https:\/\/bioshockinfinite.ghoststorygames.com\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Advanced Micro Devices. 2016. AMD GCN3 ISA Architecture Manual. (2016). http:\/\/gpuopen.com\/compute-product\/amd-gcn3-isa-architecture-manual\/."},{"key":"e_1_3_2_1_3_1","volume-title":"https:\/\/developer.apple.com\/metal\/","author":"Apple Metal","year":"2017","unstructured":"Apple. 2017. Apple Metal 2. (2017). https:\/\/developer.apple.com\/metal\/."},{"key":"e_1_3_2_1_4_1","unstructured":"Blizzard Entertainment. 2016. World of Warcraft: Legion. (2016). https:\/\/worldofwarcraft.com\/."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1141911.1141947"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00722-4_13"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/177492.177575"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/11688839_12"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/989393.989403"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/88616.88621"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038708"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155676"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835936"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.12"},{"key":"e_1_3_2_1_15_1","volume-title":"https:\/\/www.futuremark.com\/benchmarks\/3dmark","year":"2017","unstructured":"Futuremark. 2017. 3DMark. (2017). https:\/\/www.futuremark.com\/benchmarks\/3dmark."},{"key":"e_1_3_2_1_16_1","unstructured":"Futuremark. 2017. VRMark - the virtual reality benchmark. (2017). https:\/\/www.futuremark.com\/benchmarks\/vrmark."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/55364.55407"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/11688839_20"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1964179.1964184"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597685"},{"key":"e_1_3_2_1_21_1","unstructured":"Intel 2017. Intel Graphics for Linux documentation. (2017). https:\/\/01.org\/linuxgraphics\/documentation."},{"key":"e_1_3_2_1_22_1","unstructured":"Intel 2017. Intel Processor Graphics. (2017). https:\/\/software.intel.com\/en-us\/articles\/intel-graphics-developers-guides."},{"key":"e_1_3_2_1_23_1","unstructured":"Chi keung Luk. 2015. MICRO48-Tutorial on Intel Processor Graphics: Architecture and Programming. (2015). https:\/\/software.intel.com\/en-us\/blogs\/2015\/08\/27\/micro48-tutorial-on-intel-processor-graphics-architecture-and-programming."},{"key":"e_1_3_2_1_24_1","unstructured":"Kishonti Ltd. 2017. CompuBench - performance benchmark for various compute APIs. (2017). https:\/\/compubench.com\/."},{"key":"e_1_3_2_1_25_1","volume-title":"https:\/\/gfxbench.com\/benchmark.jsp","author":"Ltd Kishonti","year":"2017","unstructured":"Kishonti Ltd. 2017. GFXBench. (2017). https:\/\/gfxbench.com\/benchmark.jsp."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","unstructured":"Alex Krizhevsky Ilya Sutskever and Geoffrey E Hinton. 2012. Imagenet classification with deep convolutional neural networks. In Advances in neural information processing systems. 1097-1105.","DOI":"10.5555\/2999134.2999257"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/353926.353929"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2546249"},{"key":"e_1_3_2_1_30_1","volume-title":"Combining register allocation and instruction scheduling","author":"Motwani Rajeev","year":"1995","unstructured":"Rajeev Motwani, Krishna V Palem, Vivek Sarkar, and Salem Reyen. 1995. Combining register allocation and instruction scheduling. Courant Institute, New York University (1995)."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/93548.93552"},{"key":"e_1_3_2_1_32_1","unstructured":"Nvidia 2016. Pascal Architecture Whitepaper. (2016). https:\/\/images.nvidia.com\/content\/pdf\/tesla\/whitepaper\/pascal-architecture-whitepaper.pdf."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1007\/11575467_21"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/173262.155114"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/330249.330250"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375609"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522352"},{"key":"e_1_3_2_1_38_1","volume-title":"Retargetable graph-coloring register allocation for irregular architectures","author":"Runeson Johan","unstructured":"Johan Runeson and Sven-Olof Nystr\u00f6m. 2003. Retargetable graph-coloring register allocation for irregular architectures. In SCOPES. Springer, 240-254."},{"key":"e_1_3_2_1_39_1","article-title":"Divergence Analysis","volume":"35","author":"Sampaio Diogo","year":"2014","unstructured":"Diogo Sampaio, Rafael Martins de Souza, Sylvain Collange, and Fernando Magno Quint\u00e3o Pereira. 2014. Divergence Analysis. ACM Trans. Program. Lang. Syst. 35, 4, Article 13 (Jan. 2014), 36 pages.","journal-title":"ACM Trans. Program. Lang. Syst."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/2544032"},{"key":"e_1_3_2_1_41_1","unstructured":"SiSoftware. 2016. Sandra Platinum. (2016). http:\/\/www.sisoftware.net."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996875"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.5555\/2220077.2220227"},{"key":"e_1_3_2_1_44_1","volume-title":"https:\/\/www.khronos.org\/vulkan\/","author":"The Khronos Group","year":"2016","unstructured":"The Khronos Group. 2016. Vulkan Overview. (2016). https:\/\/www.khronos.org\/vulkan\/."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830813"}],"event":{"name":"CGO '18: 16th Annual IEEE\/ACM International Symposium on Code Generation and Optimization","location":"Vienna Austria","acronym":"CGO '18","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS Computer Society"]},"container-title":["Proceedings of the 2018 International Symposium on Code Generation and Optimization"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3168806","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3168806","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:33Z","timestamp":1750217433000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3168806"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,24]]},"references-count":45,"alternative-id":["10.1145\/3168806","10.1145\/3179541"],"URL":"https:\/\/doi.org\/10.1145\/3168806","relation":{},"subject":[],"published":{"date-parts":[[2018,2,24]]},"assertion":[{"value":"2018-02-24","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}