{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,27]],"date-time":"2026-09-27T01:44:00Z","timestamp":1790473440625,"version":"4.1.0"},"reference-count":77,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2018,3,22]],"date-time":"2018-03-22T00:00:00Z","timestamp":1521676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2018,3,31]]},"abstract":"<jats:p>Single-thread performance and throughput often pose different design constraints and require compromises. Mainstream CPUs today incorporate a non-trivial number of cores, even for mobile devices. For power and thermal considerations, by default, a single core does not operate at the maximum performance level. When operating conditions allow, however, commercial products often rely on turbo boosting, which temporarily increases the clock frequency to increase single-thread performance. However, increasing clock speed may result in a poor performance return for invested energy. In this article, we make a case for a more effective boosting strategy, which invests energy in activities with the best estimated return. In addition to running faster clocks, we can also use a look-ahead thread to overlap the penalties of cache misses and branch mispredicts. Overall, for similar power consumptions, the proposed adaptive turbo boosting strategy can achieve about twice the performance benefits while halving the energy overhead.<\/jats:p>","DOI":"10.1145\/3170433","type":"journal-article","created":{"date-parts":[[2018,3,23]],"date-time":"2018-03-23T12:29:49Z","timestamp":1521808189000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["A Case for a More Effective, Power-Efficient Turbo Boosting"],"prefix":"10.1145","volume":"15","author":[{"given":"Sushant","family":"Kondguli","sequence":"first","affiliation":[{"name":"University of Rochester, Rochester, NY"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael","family":"Huang","sequence":"additional","affiliation":[{"name":"University of Rochester, Rochester, NY"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2018,3,22]]},"reference":[{"key":"e_1_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.11"},{"key":"e_1_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250883"},{"key":"e_1_2_2_3_1","volume-title":"Proceedings of the Workshop on Parallel Systems and Algorithms (PARS\u201913)","volume":"28","author":"Andersch M."},{"key":"e_1_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379251"},{"key":"e_1_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522339"},{"key":"e_1_2_2_6_1","volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201914)","author":"Anthony G."},{"key":"e_1_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830816"},{"key":"e_1_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320111"},{"key":"e_1_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274005"},{"key":"e_1_2_2_10_1","volume-title":"Proceedings of the International Symposium on Microarchitecture. 233--244","author":"Barnes R."},{"key":"e_1_2_2_11_1","volume-title":"Proceedings of the International Symposium on Microarchitecture. 387--399","author":"Barnes R."},{"key":"e_1_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/800200.806184"},{"key":"e_1_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_2_14_1","volume-title":"Proceedings of the International Symposium on Computer Architecuture. 217--228","author":"Campanoni S."},{"key":"e_1_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750407"},{"key":"e_1_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300995"},{"key":"e_1_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306782"},{"key":"e_1_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.49"},{"key":"e_1_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871603"},{"key":"e_1_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155641"},{"key":"e_1_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379248"},{"key":"e_1_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1093\/bioinformatics\/bth474"},{"key":"e_1_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.22"},{"key":"e_1_2_2_24_1","volume-title":"Proceedings of the International Symposium on Microarchitecture. 217--227","author":"Dhodapkar A."},{"key":"e_1_2_2_25_1","unstructured":"M. Dubois and Y. Song. 1998. Assisted execution. Technical Report Department of Electrical Engineering University of Southern California.  M. Dubois and Y. Song. 1998. Assisted execution. Technical Report Department of Electrical Engineering University of Southern California."},{"key":"e_1_2_2_26_1","volume-title":"Proceedings of the International Conference on Parallel Architecture and Compilation Techniques. 220--231","author":"Duesterwald E."},{"key":"e_1_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263597"},{"key":"e_1_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950402"},{"key":"e_1_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872383"},{"key":"e_1_2_2_30_1","volume-title":"Proceedings of the International Symposium on Microarchitecture. 59--68","author":"Farcy A."},{"key":"e_1_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771800"},{"key":"e_1_2_2_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.72"},{"key":"e_1_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299049"},{"key":"e_1_2_2_34_1","volume-title":"Proceedings of the 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201916)","author":"Hashemi M."},{"key":"e_1_2_2_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_2_2_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.42"},{"key":"e_1_2_2_37_1","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 271--282","author":"Hsu C. H."},{"key":"e_1_2_2_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1240209"},{"key":"e_1_2_2_39_1","unstructured":"Intel Corporation. 2008. Intel Corporation. Intel Turbo Boost Technology in Intel Core Microarchitecture (Nehalem) Based Processors. November 2008.  Intel Corporation. 2008. Intel Corporation. Intel Turbo Boost Technology in Intel Core Microarchitecture (Nehalem) Based Processors. November 2008."},{"key":"e_1_2_2_40_1","unstructured":"Intel Corporation. 2015. Intel Core i7-900 Desktop Processor Extreme Edition Series and Intel Core i7-900 Desktop Processor Series. 2015.  Intel Corporation. 2015. Intel Core i7-900 Desktop Processor Extreme Edition Series and Intel Core i7-900 Desktop Processor Series. 2015."},{"key":"e_1_2_2_41_1","volume-title":"Proceedings of the IEEE International Conference on Computer Design. 384--389","author":"S."},{"key":"e_1_2_2_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.36"},{"key":"e_1_2_2_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1012268.1012270"},{"key":"e_1_2_2_44_1","volume-title":"Proceedings of the International Symposium on Computer Architecture. 59--70","author":"Lebeck A."},{"key":"e_1_2_2_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_2_2_46_1","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 603--613","author":"Lo D."},{"key":"e_1_2_2_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"e_1_2_2_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555813"},{"key":"e_1_2_2_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300991"},{"key":"e_1_2_2_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"e_1_2_2_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.23"},{"key":"e_1_2_2_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377856"},{"key":"e_1_2_2_53_1","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture. 129--140","author":"Mutlu O."},{"key":"e_1_2_2_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_2_2_55_1","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture.","author":"Parihar R."},{"key":"e_1_2_2_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485947"},{"key":"e_1_2_2_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360155"},{"key":"e_1_2_2_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451135"},{"key":"e_1_2_2_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169031"},{"key":"e_1_2_2_60_1","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture. 37--48","author":"Roth A."},{"key":"e_1_2_2_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024414"},{"key":"e_1_2_2_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_2_2_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261391"},{"key":"e_1_2_2_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859657"},{"key":"e_1_2_2_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.35"},{"key":"e_1_2_2_66_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2376112"},{"key":"e_1_2_2_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"},{"key":"e_1_2_2_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.17"},{"key":"e_1_2_2_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379247"},{"key":"e_1_2_2_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540727"},{"key":"e_1_2_2_71_1","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 309--320","author":"Yao Y."},{"key":"e_1_2_2_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.18"},{"key":"e_1_2_2_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379246"},{"key":"e_1_2_2_74_1","volume-title":"Proceedings of the International Symposium on Microarchitecture. 85--96","author":"Zilles C."},{"key":"e_1_2_2_75_1","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 626--637","author":"Pugsley S."},{"key":"e_1_2_2_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037701"},{"key":"e_1_2_2_77_1","volume-title":"Proceedings of the International Conference of Computer Design. 373--376","author":"Kondguli S."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3170433","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3170433","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:26:57Z","timestamp":1750213617000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3170433"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3,22]]},"references-count":77,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2018,3,31]]}},"alternative-id":["10.1145\/3170433"],"URL":"https:\/\/doi.org\/10.1145\/3170433","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3,22]]},"assertion":[{"value":"2017-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-03-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}