{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:34:48Z","timestamp":1772724888468,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":46,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T00:00:00Z","timestamp":1518652800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,2,15]]},"DOI":"10.1145\/3174243.3174244","type":"proceedings-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T16:12:59Z","timestamp":1519402379000},"page":"51-60","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Liquid Silicon"],"prefix":"10.1145","author":[{"given":"Yue","family":"Zha","sequence":"first","affiliation":[{"name":"University of Wisconsin Madison, Madison, WI, USA"}]},{"given":"Jing","family":"Li","sequence":"additional","affiliation":[{"name":"University of Wisconsin Madison, Madison, WI, USA"}]}],"member":"320","published-online":{"date-parts":[[2018,2,15]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2008. Predictive Technology Model (PTM). http:\/\/ptm.asu.edu\/. (2008). 2008. Predictive Technology Model (PTM). http:\/\/ptm.asu.edu\/. (2008)."},{"key":"e_1_3_2_1_2_1","unstructured":"UC Berkeley. 1992. Berkeley logic interchange format (BLIF). (1992) 197--247. UC Berkeley. 1992. Berkeley logic interchange format (BLIF). (1992) 197--247."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2246791"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Yi-Chung Chen etal 2012. Non-volatile 3D stacking RRAM-based FPGA. In FPL. Yi-Chung Chen et al. 2012. Non-volatile 3D stacking RRAM-based FPGA. In FPL.","DOI":"10.1109\/FPL.2012.6339206"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1084748.1084750"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435291"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907844"},{"key":"e_1_3_2_1_9_1","volume-title":"GMS: Generic memristive structure for non-volatile FPGAs","author":"Gaillardon Pierre-Emmanuel","year":"2012"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379262"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.17"},{"key":"e_1_3_2_1_12_1","unstructured":"Robert J Halstead etal 2015. FPGA-based Multithreading for In-Memory Hash Joins.. In CIDR. Robert J Halstead et al. 2015. FPGA-based Multithreading for In-Memory Hash Joins.. In CIDR."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"e_1_3_2_1_14_1","unstructured":"Intel. 2016. Stratix GX FGPA Family Data Sheet. www.altera.com\/content\/dam\/ altera-www\/global\/en_US\/pdfs\/literature\/ds\/ds_sgx.pdf. (2016). Intel. 2016. Stratix GX FGPA Family Data Sheet. www.altera.com\/content\/dam\/ altera-www\/global\/en_US\/pdfs\/literature\/ds\/ds_sgx.pdf. (2016)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Supreet Jeloka et al. 2016. A 28 nm Configurable Memory (TCAM\/BCAM\/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory. JSC 51 4 (2016). Supreet Jeloka et al. 2016. A 28 nm Configurable Memory (TCAM\/BCAM\/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory. JSC 51 4 (2016).","DOI":"10.1109\/JSSC.2016.2515510"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"W. Jiang. 2013. Scalable Ternary Content Addressable Memory implementation using FPGAs. In ANCS. 71--82. W. Jiang. 2013. Scalable Ternary Content Addressable Memory implementation using FPGAs. In ANCS. 71--82.","DOI":"10.1109\/ANCS.2013.6665177"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Zizhen Jiang et al. 2014. Verilog-A compact model for oxide-based resistive random access memory (RRAM). In SISPAD. IEEE 41--44. Zizhen Jiang et al. 2014. Verilog-A compact model for oxide-based resistive random access memory (RRAM). In SISPAD. IEEE 41--44.","DOI":"10.1109\/SISPAD.2014.6931558"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Sung Hyun Jo etal 2014. 3D-stackable crossbar resistive memory based on Field Assisted Superlinear Threshold (FAST) selector. In IEDM. 6.7.1--6.7.4. Sung Hyun Jo et al. 2014. 3D-stackable crossbar resistive memory based on Field Assisted Superlinear Threshold (FAST) selector. In IEDM. 6.7.1--6.7.4.","DOI":"10.1109\/IEDM.2014.7046999"},{"key":"e_1_3_2_1_20_1","first-page":"1","article-title":"An 8 Mb Multi-Layered Cross-Point ReRAM Macro With 443 MB\/s Write Throughput","volume":"48","author":"A. Kawahara","year":"2013","journal-title":"JSSC"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Myoung-Jae Lee etal 2011. A fast high-endurance and scalable non-volatile memory device made from asymmetric T a2O5-x \/T aO2-x bilayer structures. Nature materials 10 8 (2011) 625--630. Myoung-Jae Lee et al. 2011. A fast high-endurance and scalable non-volatile memory device made from asymmetric T a2O5-x \/T aO2-x bilayer structures. Nature materials 10 8 (2011) 625--630.","DOI":"10.1038\/nmat3070"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Seung Ryul Lee etal 2012. Multi-level switching of triple-layered TaOx RRAM with excellent reliability for storage class memory. In VLSIT. IEEE 71--72. Seung Ryul Lee et al. 2012. Multi-level switching of triple-layered TaOx RRAM with excellent reliability for storage class memory. In VLSIT. IEEE 71--72.","DOI":"10.1109\/VLSIT.2012.6242466"},{"key":"e_1_3_2_1_23_1","first-page":"4","article-title":"1 Mb 0.41 \u00b5m2 2T-2R Cell Nonvolatile TCAM With Two-Bit Encoding and Clocked Self-Referenced Sensing","volume":"49","author":"Jing Li","year":"2014","journal-title":"JSSC"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Young Yang Liauw etal 2012. Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory. In ISSCC. IEEE 406--408. Young Yang Liauw et al. 2012. Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory. In ISSCC. IEEE 406--408.","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Chien-Chen Lin etal 2016. 7.4 A 256b-wordlength ReRAM-based TCAM with 1ns search-time and 14\u00d7 improvement in wordlength-energyefficiency-density product using 2.5 T1R cell. In ISSCC. IEEE 136--137. Chien-Chen Lin et al. 2016. 7.4 A 256b-wordlength ReRAM-based TCAM with 1ns search-time and 14\u00d7 improvement in wordlength-energyefficiency-density product using 2.5 T1R cell. In ISSCC. IEEE 136--137.","DOI":"10.1109\/ISSCC.2016.7417944"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"e_1_3_2_1_27_1","volume-title":"ABC: A system for sequential synthesis and verification. URL http:\/\/www. eecs. berkeley. edu\/- alanmi\/abc","author":"Alan Mishchenko","year":"2007"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"A. Mishchenko et al. 2007. Combinational and sequential mapping with priority cuts. In ICCAD. 354--361. A. Mishchenko et al. 2007. Combinational and sequential mapping with priority cuts. In ICCAD. 354--361.","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"e_1_3_2_1_29_1","unstructured":"Panasonic. 2013. Panasonic Starts World's First Mass Production of ReRAM Mounted Microcomputers. (2013). Panasonic. 2013. Panasonic Starts World's First Mass Production of ReRAM Mounted Microcomputers. (2013)."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968285"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.14"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723129"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/29\/10\/104005"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370874"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/48\/485203"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2392104"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"Tim Tuan et al. 2003. Leakage power analysis of a 90nm FPGA. In CICC. 57--60. Tim Tuan et al. 2003. Leakage power analysis of a 90nm FPGA. In CICC. 57--60.","DOI":"10.1109\/CICC.2003.1249359"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"crossref","unstructured":"Ching-Hua Wang etal 2010. Three-dimensional 4F 2 ReRAM cell with CMOS logic compatible process. In IEDM. IEEE 29--6. Ching-Hua Wang et al. 2010. Three-dimensional 4F 2 ReRAM cell with CMOS logic compatible process. In IEDM. IEEE 29--6.","DOI":"10.1109\/IEDM.2010.5703446"},{"key":"e_1_3_2_1_40_1","volume-title":"IEEE International Interconnect Technology Conference. 349--352","author":"Zhiqiang"},{"key":"e_1_3_2_1_41_1","volume-title":"Metal-oxide RRAM. Proc. IEEE 100","author":"Philip H-S","year":"2012"},{"key":"e_1_3_2_1_42_1","unstructured":"Xilinx. 2017. UltraScale Architecture and Product Data Sheet: Overview. (2017). Xilinx. 2017. UltraScale Architecture and Product Data Sheet: Overview. (2017)."},{"key":"e_1_3_2_1_43_1","unstructured":"Saeyang Yang. 1991. Logic synthesis and optimization benchmarks user guide: version 3.0. MCNC. Saeyang Yang. 1991. Logic synthesis and optimization benchmarks user guide: version 3.0. MCNC."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4790158"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967069"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021698"}],"event":{"name":"FPGA '18: The 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Monterey CALIFORNIA USA","acronym":"FPGA '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174244","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3174243.3174244","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T00:23:15Z","timestamp":1751415795000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174244"}},"subtitle":["A Data-Centric Reconfigurable Architecture Enabled by RRAM Technology"],"short-title":[],"issued":{"date-parts":[[2018,2,15]]},"references-count":46,"alternative-id":["10.1145\/3174243.3174244","10.1145\/3174243"],"URL":"https:\/\/doi.org\/10.1145\/3174243.3174244","relation":{},"subject":[],"published":{"date-parts":[[2018,2,15]]},"assertion":[{"value":"2018-02-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}