{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T01:41:10Z","timestamp":1770514870314,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T00:00:00Z","timestamp":1518652800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,2,15]]},"DOI":"10.1145\/3174243.3174246","type":"proceedings-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T16:12:59Z","timestamp":1519402379000},"page":"67-76","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["ParaDRo"],"prefix":"10.1145","author":[{"given":"Chin Hau","family":"Hoo","sequence":"first","affiliation":[{"name":"National University of Singapore, Singapore, Singapore"}]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]}],"member":"320","published-online":{"date-parts":[[2018,2,15]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"TDR: A distributed-memory parallel routing algorithm for FPGAs. Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream","author":"Cabral Luc'\u0131dio AF","year":"2002","unstructured":"Luc'\u0131dio AF Cabral , J\u00falio S Aude , and Nelson Maculan . 2002 . TDR: A distributed-memory parallel routing algorithm for FPGAs. Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream . Springer , 263--270. Luc'\u0131dio AF Cabral, J\u00falio S Aude, and Nelson Maculan . 2002. TDR: A distributed-memory parallel routing algorithm for FPGAs. Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream. Springer, 263--270."},{"key":"e_1_3_2_1_2_1","volume-title":"Deterministic multi-core parallel routing for FPGAs FPT","author":"Gort Marcel","unstructured":"Marcel Gort and Jason H Anderson . 2010. Deterministic multi-core parallel routing for FPGAs FPT . IEEE , 78--86. Marcel Gort and Jason H Anderson . 2010. Deterministic multi-core parallel routing for FPGAs FPT. IEEE, 78--86."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2165715"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970355"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"e_1_3_2_1_7_1","volume-title":"Titan: Enabling large and complex benchmarks in academic","author":"Murray Kevin E","year":"2013","unstructured":"Kevin E Murray , Scott Whitty , Suya Liu , Jason Luu , and Vaughn Betz . 2013 . Titan: Enabling large and complex benchmarks in academic CAD FPL. IEEE , 1--8. Kevin E Murray, Scott Whitty, Suya Liu, Jason Luu, and Vaughn Betz . 2013. Titan: Enabling large and complex benchmarks in academic CAD FPL. IEEE, 1--8."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993316.1993501"},{"key":"e_1_3_2_1_10_1","volume-title":"Accelerate FPGA routing with parallel recursive partitioning ICCAD","author":"Shen Minghua","unstructured":"Minghua Shen and Guojie Luo . 2015. Accelerate FPGA routing with parallel recursive partitioning ICCAD . IEEE , 118--125. Minghua Shen and Guojie Luo . 2015. Accelerate FPGA routing with parallel recursive partitioning ICCAD. IEEE, 118--125."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021732"}],"event":{"name":"FPGA '18: The 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Monterey CALIFORNIA USA","acronym":"FPGA '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174246","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3174243.3174246","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:55Z","timestamp":1750208935000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174246"}},"subtitle":["A Parallel Deterministic Router Based on Spatial Partitioning and Scheduling"],"short-title":[],"issued":{"date-parts":[[2018,2,15]]},"references-count":11,"alternative-id":["10.1145\/3174243.3174246","10.1145\/3174243"],"URL":"https:\/\/doi.org\/10.1145\/3174243.3174246","relation":{},"subject":[],"published":{"date-parts":[[2018,2,15]]},"assertion":[{"value":"2018-02-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}