{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:32:48Z","timestamp":1750221168518,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T00:00:00Z","timestamp":1518652800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Horizon 2020 Framework Programme","award":["671653"],"award-info":[{"award-number":["671653"]}]},{"name":"Lee Family Scholarship"},{"name":"Engineering and Physical Sciences Research Council","award":["EP\/L00058X\/1, EP\/L016796\/1, EP\/N031768\/1, EP\/P010040\/1"],"award-info":[{"award-number":["EP\/L00058X\/1, EP\/L016796\/1, EP\/N031768\/1, EP\/P010040\/1"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,2,15]]},"DOI":"10.1145\/3174243.3174247","type":"proceedings-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T16:12:59Z","timestamp":1519402379000},"page":"189-198","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["ADAM"],"prefix":"10.1145","author":[{"given":"Ho-Cheung","family":"Ng","sequence":"first","affiliation":[{"name":"Imperial College London, London, United Kingdom"}]},{"given":"Shuanglong","family":"Liu","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}]}],"member":"320","published-online":{"date-parts":[[2018,2,15]]},"reference":[{"volume-title":"Reconfigurable Filtered Acceleration of Short Read Alignment. In 2013 International Conference on Field-Programmable Technology (FPT). 438-- 441","year":"2013","author":"Arram J.","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF00936945"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.25"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996679"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/645890.671097"},{"volume-title":"23rd International Conference on Field Programmable Logic and Applications (FPL). 1--8.","author":"Capalija D.","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878966"},{"volume-title":"High Speed Merged-datapath Design for Run-time Reconfigurable Systems. In 2009 International Conference on Field-Programmable Technology (FPT). 339--343","year":"2009","author":"Fazlali M.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-010-0458-3"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038728"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2010.5470755"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.27"},{"volume-title":"Design Re-use for Compile Time Reduction in FPGA High-level Synthesis Flows. In 2014 International Conference on FieldProgrammable Technology (FPT). 4--11","author":"Gort M.","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950441"},{"volume-title":"GRVI Phalanx: A Massively Parallel RISC-V FPGA Accelerator Accelerator. In IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 17--20","year":"2016","author":"Gray J.","key":"e_1_3_2_1_16_1"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2584660"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2422.322412"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.15"},{"volume-title":"26th International Conference on Field Programmable Logic and Applications (FPL). 1--10","author":"Kachris C.","key":"e_1_3_2_1_20_1"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"J. Kingyens and J. G. Steffan. 2011. The Potential for a GPU-Like Overlay Architecture for FPGAs. International Journal of Reconfigurable Computing 2011 Article 514581 (2011) 15 pages.  J. Kingyens and J. G. Steffan. 2011. The Potential for a GPU-Like Overlay Architecture for FPGAs. International Journal of Reconfigurable Computing 2011 Article 514581 (2011) 15 pages.","DOI":"10.1155\/2011\/514581"},{"volume-title":"An Efficient FPGA Overlay for Portable Custom Instruction Set Extensions. In 23rd International Conference on Field Programmable Logic and Applications (FPL). 1--8.","year":"2013","author":"Koch D.","key":"e_1_3_2_1_22_1"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"D. Koch etal 2016. FPGAs for Software Programmers. Springer International Publishing.   D. Koch et al. 2016. FPGAs for Software Programmers. Springer International Publishing.","DOI":"10.1007\/978-3-319-26408-0"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.36"},{"volume-title":"Improving Clock-rate of Hard-macro Designs. In 2013 International Conference on Field-Programmable Technology (FPT). 246--253","year":"2013","author":"Lavin C.","key":"e_1_3_2_1_25_1"},{"volume-title":"Automatic Nested Loop Acceleration on FPGAs Using Soft CGRA Overlay. In 2nd International Workshop on FPGAs for Software Programmer (FSP). 13--18","year":"2015","author":"Liu C.","key":"e_1_3_2_1_26_1"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5353\/th_b5760939"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593177"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850844"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360294"},{"volume-title":"2nd International Workshop on Overlay Architectures for FPGAs (OLAF). 31--36","year":"2016","author":"Ng H. C.","key":"e_1_3_2_1_32_1"},{"volume-title":"Reconfigurable Acceleration of Genetic Sequence Alignment: A Survey of Two Decades of Efforts. In 27th International Conference on Field Programmable Logic and Applications (FPL). 1--8.","year":"2017","author":"Ng H. C.","key":"e_1_3_2_1_33_1"},{"volume-title":"Mercurial: The Definitive Guide","year":"2009","author":"O'Sullivan B.","key":"e_1_3_2_1_34_1"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/1899721.1899885"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.29"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/795657.795820"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.102"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1064546.1180613"},{"volume-title":"Pyverilog: A Python-Based Hardware Design Processing Toolkit for Verilog HDL. In Applied Reconfigurable Computing: 11th International Symposium (ARC). 451--460","year":"2015","author":"Takamaeda-Yamazaki S.","key":"e_1_3_2_1_41_1"},{"volume-title":"Lower Precision for Higher Accuracy: Precision and Resolution Exploration for Shallow Water Equations. In 2015 International Conference on Field Programmable Technology (FPT). 208--211","year":"2015","author":"Targett J. S.","key":"e_1_3_2_1_42_1"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"volume-title":"Automated Dataflow Graph Merging. In 2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS). 219--226","year":"2016","author":"Voss N.","key":"e_1_3_2_1_44_1"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2008.4570779"}],"event":{"name":"FPGA '18: The 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey CALIFORNIA USA","acronym":"FPGA '18"},"container-title":["Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174247","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3174243.3174247","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:55Z","timestamp":1750208935000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174247"}},"subtitle":["Automated Design Analysis and Merging for Speeding up FPGA Development"],"short-title":[],"issued":{"date-parts":[[2018,2,15]]},"references-count":45,"alternative-id":["10.1145\/3174243.3174247","10.1145\/3174243"],"URL":"https:\/\/doi.org\/10.1145\/3174243.3174247","relation":{},"subject":[],"published":{"date-parts":[[2018,2,15]]},"assertion":[{"value":"2018-02-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}