{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:42:21Z","timestamp":1761324141613,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T00:00:00Z","timestamp":1518652800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,2,15]]},"DOI":"10.1145\/3174243.3174248","type":"proceedings-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T16:12:59Z","timestamp":1519402379000},"page":"153-162","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":65,"title":["Combined Spatial and Temporal Blocking for High-Performance Stencil Computation on FPGAs Using OpenCL"],"prefix":"10.1145","author":[{"given":"Hamid Reza","family":"Zohouri","sequence":"first","affiliation":[{"name":"Tokyo Institute of Technology, Tokyo, Japan"}]},{"given":"Artur","family":"Podobas","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology, Tokyo, Japan"}]},{"given":"Satoshi","family":"Matsuoka","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology, Tokyo, Japan"}]}],"member":"320","published-online":{"date-parts":[[2018,2,15]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/2842615"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/IISWC.2009.5306797"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/2503210.2503300"},{"volume-title":"22nd International Conference on Field Programmable Logic and Applications (FPL). 531--534","author":"Czajkowski T. S.","unstructured":"T. S. Czajkowski , U. Aydonat , D. Denisenko , J. Freeman , M. Kinsner , D. Neto , J. Wong , P. Yiannacouras , and D. P. Singh . 2012. From OpenCL to high-performance hardware on FPGAs . In 22nd International Conference on Field Programmable Logic and Applications (FPL). 531--534 . T. S. Czajkowski, U. Aydonat, D. Denisenko, J. Freeman, M. Kinsner, D. Neto, J. Wong, P. Yiannacouras, and D. P. Singh. 2012. From OpenCL to high-performance hardware on FPGAs. In 22nd International Conference on Field Programmable Logic and Applications (FPL). 531--534.","key":"e_1_3_2_1_4_1"},{"volume-title":"One Size Does Not Fit All: Implementation Trade-Offs for Iterative Stencil Computations on FPGAs. In 27th International Conference on Field Programmable Logic and Applications (FPL). 1--8.","author":"Deest G.","unstructured":"G. Deest , T. Yuki , S. Rajopadhye , and S. Derrien . 2017 . One Size Does Not Fit All: Implementation Trade-Offs for Iterative Stencil Computations on FPGAs. In 27th International Conference on Field Programmable Logic and Applications (FPL). 1--8. G. Deest, T. Yuki, S. Rajopadhye, and S. Derrien. 2017. One Size Does Not Fit All: Implementation Trade-Offs for Iterative Stencil Computations on FPGAs. In 27th International Conference on Field Programmable Logic and Applications (FPL). 1--8.","key":"e_1_3_2_1_5_1"},{"key":"e_1_3_2_1_6_1","volume-title":"Bailey","author":"Gent Peter R.","year":"2010","unstructured":"Peter R. Gent , Stephen G. Yeager , Richard B. Neale , Samuel Levis , and David A . Bailey . 2010 . Improvements in a half degree atmosphere\/land version of the CCSM. Climate Dynamics 34, 6 (01 May 2010), 819--833. Peter R. Gent, Stephen G. Yeager, Richard B. Neale, Samuel Levis, and David A. Bailey. 2010. Improvements in a half degree atmosphere\/land version of the CCSM. Climate Dynamics 34, 6 (01 May 2010), 819--833."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/HOTCHIPS.2015.7477458"},{"key":"e_1_3_2_1_8_1","volume-title":"Arria 10 CvP Initialization and Partial Reconfiguration over PCI Express User Guide. (October","author":"Intel Corporation","year":"2016","unstructured":"Intel Corporation . 2016. Arria 10 CvP Initialization and Partial Reconfiguration over PCI Express User Guide. (October 2016 ). https:\/\/www.altera.com\/en_US\/ pdfs\/literature\/ug\/ug_a10_cvp_prop.pdf Intel Corporation. 2016. Arria 10 CvP Initialization and Partial Reconfiguration over PCI Express User Guide. (October 2016). https:\/\/www.altera.com\/en_US\/ pdfs\/literature\/ug\/ug_a10_cvp_prop.pdf"},{"volume-title":"27th International Conference on Field Programmable Logic and Applications (FPL). 1--7.","author":"Kenter T.","unstructured":"T. Kenter , J. F\u00f6rstner , and C. Plessl . 2017. Flexible FPGA design for FDTD using OpenCL . In 27th International Conference on Field Programmable Logic and Applications (FPL). 1--7. T. Kenter, J. F\u00f6rstner, and C. Plessl. 2017. Flexible FPGA design for FDTD using OpenCL. In 27th International Conference on Field Programmable Logic and Applications (FPL). 1--7.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","volume-title":"The OpenCL Specification: Version 1.0. (October","author":"Khronos OpenCL Working Group","year":"2011","unstructured":"Khronos OpenCL Working Group . 2011. The OpenCL Specification: Version 1.0. (October 2011 ). https:\/\/www.khronos.org\/registry\/cl\/specs\/opencl-1.0.pdf Khronos OpenCL Working Group. 2011. The OpenCL Specification: Version 1.0. (October 2011). https:\/\/www.khronos.org\/registry\/cl\/specs\/opencl-1.0.pdf"},{"unstructured":"Kingston Technology. 2013. Kingstone KVR16S11S6\/2 Memory Module Specification. (December 2013). http:\/\/www.kingston.com\/dataSheets\/ KVR16S11S6_2.pdf  Kingston Technology. 2013. Kingstone KVR16S11S6\/2 Memory Module Specification. (December 2013). http:\/\/www.kingston.com\/dataSheets\/ KVR16S11S6_2.pdf","key":"e_1_3_2_1_11_1"},{"doi-asserted-by":"crossref","unstructured":"B. P. Kirtman C. Bitz F. Bryan W. Collins J. Dennis N. Hearn J. L. Kinter R. Loft C. Rousset L. Siqueira C. Stan R. Tomas and M. Vertenstein. 2012. Impact of ocean model resolution on CCSM climate simulations. Climate Dynamics 39 6 (01 Sep 2012) 1303--1328.  B. P. Kirtman C. Bitz F. Bryan W. Collins J. Dennis N. Hearn J. L. Kinter R. Loft C. Rousset L. Siqueira C. Stan R. Tomas and M. Vertenstein. 2012. Impact of ocean model resolution on CCSM climate simulations. Climate Dynamics 39 6 (01 Sep 2012) 1303--1328.","key":"e_1_3_2_1_12_1","DOI":"10.1007\/s00382-012-1500-3"},{"unstructured":"Manish Deo Jeffrey Schulz Lance Brown. 2017. Intel Stratix 10 MX Devices Solve the Memory Bandwidth Challenge. (2017). https: \/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/pdfs\/literature\/wp\/ wp-01264-stratix10mx-devices-solve-memory-bandwidth-challenge.pdf  Manish Deo Jeffrey Schulz Lance Brown. 2017. Intel Stratix 10 MX Devices Solve the Memory Bandwidth Challenge. (2017). https: \/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/pdfs\/literature\/wp\/ wp-01264-stratix10mx-devices-solve-memory-bandwidth-challenge.pdf","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of the 1st International Workshop on High-Performance Stencil Computations, Armin Gr\u00f6\u00dflinger and Harald K\u00f6stler (Eds.)","author":"Maruyama Naoya","year":"2014","unstructured":"Naoya Maruyama and Takayuki Aoki . 2014 . Optimizing Stencil Computations for NVIDIA Kepler GPUs . In Proceedings of the 1st International Workshop on High-Performance Stencil Computations, Armin Gr\u00f6\u00dflinger and Harald K\u00f6stler (Eds.) . Vienna, Austria, 89--95. Naoya Maruyama and Takayuki Aoki. 2014. Optimizing Stencil Computations for NVIDIA Kepler GPUs. In Proceedings of the 1st International Workshop on High-Performance Stencil Computations, Armin Gr\u00f6\u00dflinger and Harald K\u00f6stler (Eds.). Vienna, Austria, 89--95."},{"unstructured":"Nallatech. 2017. Nallatech 520 Product Brief. (2017). http:\/\/www.nallatech.com\/ wp-content\/uploads\/Nallatech-520-Product-Brief-v2--4.pdf  Nallatech. 2017. Nallatech 520 Product Brief. (2017). http:\/\/www.nallatech.com\/ wp-content\/uploads\/Nallatech-520-Product-Brief-v2--4.pdf","key":"e_1_3_2_1_15_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1109\/SC.2010.2"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/3020078.3021740"},{"key":"e_1_3_2_1_18_1","volume-title":"NVML API Reference Guide. (May","author":"Nvidia Corp. 2015.","year":"2015","unstructured":"Nvidia Corp. 2015. NVML API Reference Guide. (May 2015 ). http:\/\/docs.nvidia. com\/deploy\/pdf\/NVML_API_Reference_Guide.pdf Nvidia Corp. 2015. NVML API Reference Guide. (May 2015). http:\/\/docs.nvidia. com\/deploy\/pdf\/NVML_API_Reference_Guide.pdf"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/2830018.2830025"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1109\/TPDS.2017.2691770"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1109\/SC.2014.26"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1109\/TPDS.2016.2614981"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1145\/3061639.3062185"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1109\/TC.2014.2366754"},{"volume-title":"Evaluating and Optimizing OpenCL Kernels for High Performance Computing with FPGAs. In SC16: International Conference for High Performance Computing, Networking, Storage and Analysis. 409--420","author":"Zohouri H. R.","unstructured":"H. R. Zohouri , N. Maruyama , A. Smith , M. Matsuda , and S. Matsuoka . 2016 . Evaluating and Optimizing OpenCL Kernels for High Performance Computing with FPGAs. In SC16: International Conference for High Performance Computing, Networking, Storage and Analysis. 409--420 . H. R. Zohouri, N. Maruyama, A. Smith, M. Matsuda, and S. Matsuoka. 2016. Evaluating and Optimizing OpenCL Kernels for High Performance Computing with FPGAs. In SC16: International Conference for High Performance Computing, Networking, Storage and Analysis. 409--420.","key":"e_1_3_2_1_25_1"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"acronym":"FPGA '18","name":"FPGA '18: The 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Monterey CALIFORNIA USA"},"container-title":["Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174248","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3174243.3174248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:55Z","timestamp":1750208935000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174248"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,15]]},"references-count":25,"alternative-id":["10.1145\/3174243.3174248","10.1145\/3174243"],"URL":"https:\/\/doi.org\/10.1145\/3174243.3174248","relation":{},"subject":[],"published":{"date-parts":[[2018,2,15]]},"assertion":[{"value":"2018-02-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}