{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T22:27:46Z","timestamp":1769552866135,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T00:00:00Z","timestamp":1518652800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"IT4I","award":["IT4I XS LQ1602"],"award-info":[{"award-number":["IT4I XS LQ1602"]}]},{"name":"MEYS of the Czech Republic","award":["CZ.02.1.01\/0.0\/0.0\/16_013\/0001797"],"award-info":[{"award-number":["CZ.02.1.01\/0.0\/0.0\/16_013\/0001797"]}]},{"name":"CESNET E-Infrastructure","award":["LM2015042"],"award-info":[{"award-number":["LM2015042"]}]},{"name":"Technology Agency of Czech Republic","award":["TH02010214"],"award-info":[{"award-number":["TH02010214"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,2,15]]},"DOI":"10.1145\/3174243.3174250","type":"proceedings-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T16:12:59Z","timestamp":1519402379000},"page":"249-258","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Configurable FPGA Packet Parser for Terabit Networks with Guaranteed Wire-Speed Throughput"],"prefix":"10.1145","author":[{"given":"Jakub","family":"Cabal","sequence":"first","affiliation":[{"name":"CESNET a.l.e., Prague, Czech Rep"}]},{"given":"Pavel","family":"Ben\u00e1\u010dek","sequence":"additional","affiliation":[{"name":"CESNET a.l.e., Prague, Czech Rep"}]},{"given":"Luk\u00e1\u0161","family":"Kekely","sequence":"additional","affiliation":[{"name":"CESNET a.l.e., Prague, Czech Rep"}]},{"given":"Michal","family":"Kekely","sequence":"additional","affiliation":[{"name":"Netcope Technologies, Brno, Czech Rep"}]},{"given":"Viktor","family":"Pu\u0161","sequence":"additional","affiliation":[{"name":"Netcope Technologies, Brno, Czech Rep"}]},{"given":"Jan","family":"Ko\u0159enek","sequence":"additional","affiliation":[{"name":"Brno University of Technology, Brno, Czech Rep"}]}],"member":"320","published-online":{"date-parts":[[2018,2,15]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2011.12"},{"key":"e_1_3_2_1_2_1","volume-title":"2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 148--155","author":"Ben\u00e1\u010dek P."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2396556.2396571"},{"key":"e_1_3_2_1_4_1","volume-title":"Design Methodology of Configurable High Performance Packet Parser for FPGA. In 17th IEEE Symposium on Design and Diagnostics of Electronic Circuits&Systems. IEEE Computer Society, 189--194","author":"Kekely L."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2009.5012106"},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of the 29th Conference on Information Communications.","author":"Kozanitis C."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656877.2656890"},{"key":"e_1_3_2_1_8_1","unstructured":"The P4 Language Consortium. 2017. The P4 Language Specification. (24 May 2017). https:\/\/p4lang.github.io\/p4-spec\/p4--14\/v1.0.4\/tex\/p4.pdf  The P4 Language Consortium. 2017. The P4 Language Specification. (24 May 2017). https:\/\/p4lang.github.io\/p4-spec\/p4--14\/v1.0.4\/tex\/p4.pdf"},{"key":"e_1_3_2_1_9_1","unstructured":"The P4 Language Consortium. 2017. P416 Language Specification. (22 May 2017). https:\/\/p4lang.github.io\/p4-spec\/docs\/P4--16-v1.0.0-spec.pdf  The P4 Language Consortium. 2017. P416 Language Specification. (22 May 2017). https:\/\/p4lang.github.io\/p4-spec\/docs\/P4--16-v1.0.0-spec.pdf"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3050220.3050234"}],"event":{"name":"FPGA '18: The 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Monterey CALIFORNIA USA","acronym":"FPGA '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174250","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3174243.3174250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:55Z","timestamp":1750208935000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174250"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,15]]},"references-count":10,"alternative-id":["10.1145\/3174243.3174250","10.1145\/3174243"],"URL":"https:\/\/doi.org\/10.1145\/3174243.3174250","relation":{},"subject":[],"published":{"date-parts":[[2018,2,15]]},"assertion":[{"value":"2018-02-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}