{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T00:40:07Z","timestamp":1751416807060,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T00:00:00Z","timestamp":1518652800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,2,15]]},"DOI":"10.1145\/3174243.3174254","type":"proceedings-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T16:12:59Z","timestamp":1519402379000},"page":"209-218","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Architecture Exploration for HLS-Oriented FPGA Debug Overlays"],"prefix":"10.1145","author":[{"given":"Al-Shahna","family":"Jamal","sequence":"first","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}]},{"given":"Jeffrey","family":"Goeders","sequence":"additional","affiliation":[{"name":"Brigham-Young University, Provo, UT, USA"}]},{"given":"Steven J.E.","family":"Wilton","sequence":"additional","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}]}],"member":"320","published-online":{"date-parts":[[2018,2,15]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Altera. 2015. Quartus Prime Pro Edition Handbook. Vol. 3. Chapter 9: Design Debugging Using the SignalTap II Logic Analyzer. Altera. 2015. Quartus Prime Pro Edition Handbook. Vol. 3. Chapter 9: Design Debugging Using the SignalTap II Logic Analyzer."},{"key":"e_1_3_2_1_2_1","unstructured":"Altera. 2016. Altera Virtual JTAG (altera_virtual_jtag) IP Core User Guide. https: \/\/www.altera.com\/en_US\/pdfs\/literature\/ug\/ug_virtualjtag.pdf. (October 2016). Altera. 2016. Altera Virtual JTAG (altera_virtual_jtag) IP Core User Guide. https: \/\/www.altera.com\/en_US\/pdfs\/literature\/ug\/ug_virtualjtag.pdf. (October 2016)."},{"key":"e_1_3_2_1_3_1","unstructured":"Altera. 2016. SDK for OpenCL. https:\/\/www.altera.com\/products\/ design-software\/embedded-software-developers\/opencl\/overview.html. (2016). Altera. 2016. SDK for OpenCL. https:\/\/www.altera.com\/products\/ design-software\/embedded-software-developers\/opencl\/overview.html. (2016)."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297670"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"N. Calagar S.D. Brown and J.H. Anderson. 2014. Source-level Debugging for FPGA High-Level Synthesis. In Int'l Conf. on Field Programmable Logic and Applications. N. Calagar S.D. Brown and J.H. Anderson. 2014. Source-level Debugging for FPGA High-Level Synthesis. In Int'l Conf. on Field Programmable Logic and Applications.","DOI":"10.1109\/FPL.2014.6927496"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061270"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"F. Eslami and S. J. E. Wilton. 2015. An adaptive virtual overlay for fast trigger insertion for FPGA debug. In Int'l Conf. on Field Programmable Technology (FPT). 32--39. F. Eslami and S. J. E. Wilton. 2015. An adaptive virtual overlay for fast trigger insertion for FPGA debug. In Int'l Conf. on Field Programmable Technology (FPT). 32--39.","DOI":"10.1109\/FPT.2015.7393127"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2565204"},{"volume-title":"Workshop on FPGAs for Software Programmers.","year":"2015","author":"Goeders J.","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"volume-title":"Symposium on FieldProgrammable Custom Computing Machines. 228--237","author":"Hemmert K.S.","key":"e_1_3_2_1_12_1"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009158"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"A. Kourfali and D. Stroobandt. 2016. Efficient Hardware Debugging using Parameterized FPGA Reconfiguration. In Int'l Parallel and Distributed Processing Symposium Workshop. 277--282. A. Kourfali and D. Stroobandt. 2016. Efficient Hardware Debugging using Parameterized FPGA Reconfiguration. In Int'l Parallel and Distributed Processing Symposium Workshop. 277--282.","DOI":"10.1109\/IPDPSW.2016.95"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"P.B. Kumar J. Goeders and S.J.E. Wilton. 2017. Accelerating In-System FPGA Debug of High-Level Synthesis Circuits using Incremental Compilation Techniques. In Int'l Conf. on Field-Programmable Logic and Applications. P.B. Kumar J. Goeders and S.J.E. Wilton. 2017. Accelerating In-System FPGA Debug of High-Level Synthesis Circuits using Incremental Compilation Techniques. In Int'l Conf. on Field-Programmable Logic and Applications.","DOI":"10.1109\/FPL.2016.7577371"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"E. Matthews L. Shannon and A. Fedorova. 2010. A Configurable Framework for Investigating Workload Execution. In Int'l Conf. on Field-Programmable Technology. 409--412. E. Matthews L. Shannon and A. Fedorova. 2010. A Configurable Framework for Investigating Workload Execution. In Int'l Conf. on Field-Programmable Technology. 409--412.","DOI":"10.1109\/FPT.2010.5681447"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689087"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"B.R. Quinton and S.J.E. Wilton. 2005. Concentrator Access Networks for Programmable Logic Cores on SoCs. In Int'l Symp. on Circuits and Systems. 45--48. B.R. Quinton and S.J.E. Wilton. 2005. Concentrator Access Networks for Programmable Logic Cores on SoCs. In Int'l Symp. on Circuits and Systems. 45--48.","DOI":"10.1109\/ISCAS.2005.1464520"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"B. Reagen R. Adolf Y.S. Shao Gu-Yeon Wai and David Brooks. 2014. MachSuite: Benchmarks for accelerator design and customized architectures. In Int'l Symp. on Workload Characterization. 110--119. B. Reagen R. Adolf Y.S. Shao Gu-Yeon Wai and David Brooks. 2014. MachSuite: Benchmarks for accelerator design and customized architectures. In Int'l Symp. on Workload Characterization. 110--119.","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"T. Wheeler P. Graham B. Nelson and B. Hutchings. 2001. Using design-level scan to improve FPGA design observabilty and controllability for functional verification. In Int'l Conf. on Field-Programmable Logic and Applications. 483--492. T. Wheeler P. Graham B. Nelson and B. Hutchings. 2001. Using design-level scan to improve FPGA design observabilty and controllability for functional verification. In Int'l Conf. on Field-Programmable Logic and Applications. 483--492.","DOI":"10.1007\/3-540-44687-7_50"},{"key":"e_1_3_2_1_21_1","unstructured":"Xilinx. 2016. Integrated Logic Analyzer v6.1: LogiCORE IP Product Guide. http:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ila\/ v6_1\/pg172-ila.pdf. (April 2016). Xilinx. 2016. Integrated Logic Analyzer v6.1: LogiCORE IP Product Guide. http:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ila\/ v6_1\/pg172-ila.pdf. (April 2016)."},{"key":"e_1_3_2_1_22_1","unstructured":"Xilinx. 2016. Vivado Design Suite User Guide: High-Level Synthesis. http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2016_ 2\/ug902-vivado-high-level-synthesis.pdf. (June 2016) Xilinx. 2016. Vivado Design Suite User Guide: High-Level Synthesis. http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2016_ 2\/ug902-vivado-high-level-synthesis.pdf. (June 2016)"}],"event":{"name":"FPGA '18: The 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey CALIFORNIA USA","acronym":"FPGA '18"},"container-title":["Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174254","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3174243.3174254","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T00:23:47Z","timestamp":1751415827000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174254"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,15]]},"references-count":22,"alternative-id":["10.1145\/3174243.3174254","10.1145\/3174243"],"URL":"https:\/\/doi.org\/10.1145\/3174243.3174254","relation":{},"subject":[],"published":{"date-parts":[[2018,2,15]]},"assertion":[{"value":"2018-02-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}