{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T18:13:34Z","timestamp":1775326414118,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T00:00:00Z","timestamp":1518652800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1337240, 1453378"],"award-info":[{"award-number":["1337240, 1453378"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Defense Advanced Research Projects Agency","award":["D15AP00096"],"award-info":[{"award-number":["D15AP00096"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,2,15]]},"DOI":"10.1145\/3174243.3174255","type":"proceedings-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T16:12:59Z","timestamp":1519402379000},"page":"269-278","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":104,"title":["Rosetta"],"prefix":"10.1145","author":[{"given":"Yuan","family":"Zhou","sequence":"first","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Udit","family":"Gupta","sequence":"additional","affiliation":[{"name":"Harvard University, Cambridge, MA, USA"}]},{"given":"Steve","family":"Dai","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Ritchie","family":"Zhao","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Nitish","family":"Srivastava","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Hanchen","family":"Jin","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Joseph","family":"Featherston","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Yi-Hsiang","family":"Lai","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Gai","family":"Liu","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Gustavo Angarita","family":"Velasquez","sequence":"additional","affiliation":[{"name":"National University of Colombia, Bogot\u00e1, D.C., Colombia"}]},{"given":"Wenping","family":"Wang","sequence":"additional","affiliation":[{"name":"Zhejiang University, Hangzhou, China"}]},{"given":"Zhiru","family":"Zhang","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2018,2,15]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Dec","author":"Services Amazon Web","year":"2017","unstructured":"Amazon Web Services . AWS FPGA Developer AMI. https:\/\/aws. amazon. com\/marketplace\/pp\/B06VVYBLZZ , Dec 2017 . Amazon Web Services. AWS FPGA Developer AMI. https:\/\/aws. amazon. com\/marketplace\/pp\/B06VVYBLZZ, Dec 2017."},{"key":"e_1_3_2_1_2_1","volume-title":"Dec","author":"Services Amazon Web","year":"2017","unstructured":"Amazon Web Services . AWS Shell Interface Specification. https:\/\/github. com\/aws\/aws-fpga\/blob\/master\/hdk\/docs\/AWS_Shell_Interface_Specification.md , Dec 2017 . Amazon Web Services. AWS Shell Interface Specification. https:\/\/github. com\/aws\/aws-fpga\/blob\/master\/hdk\/docs\/AWS_Shell_Interface_Specification.md, Dec 2017."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021738"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33783-3_44"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_6_1","volume-title":"Apr\/May","author":"Colangelo P.","year":"2017","unstructured":"P. Colangelo , R. Huang , E. Luebbers , M. Margala , and K. Nealis . Fine-Grained Acceleration of Binary Neural Networks Using Intel Xeon Processor with Integrated FPGA. Int'l Symp. on Field-Programmable Custom Computing Machines (FCCM) , Apr\/May 2017 . P. Colangelo, R. Huang, E. Luebbers, M. Margala, and K. Nealis. Fine-Grained Acceleration of Binary Neural Networks Using Intel Xeon Processor with Integrated FPGA. Int'l Symp. on Field-Programmable Custom Computing Machines (FCCM), Apr\/May 2017."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_3_2_1_8_1","unstructured":"M. Courbariaux I. Hubara D. Soudry R. El-Yaniv and Y. Bengio. Binarized Neural Networks: Training Deep Neural Networks with Weights and Activations Constrained to  M. Courbariaux I. Hubara D. Soudry R. El-Yaniv and Y. Bengio. Binarized Neural Networks: Training Deep Neural Networks with Weights and Activations Constrained to"},{"key":"e_1_3_2_1_9_1","volume-title":"Mar","year":"2016","unstructured":"1 or -1. arXiv preprint arXiv:1602.02830 , Mar 2016 . 1 or -1. arXiv preprint arXiv:1602.02830, Mar 2016."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021754"},{"key":"e_1_3_2_1_11_1","volume-title":"Dec","author":"Gautier Q.","year":"2016","unstructured":"Q. Gautier , A. Althoff , P. Meng , and R. Kastner . Spector: An OpenCL FPGA Benchmark Suite. Int'l Conf. on Field Programmable Technology (FPT) , Dec 2016 . Q. Gautier, A. Althoff, P. Meng, and R. Kastner. Spector: An OpenCL FPGA Benchmark Suite. Int'l Conf. on Field Programmable Technology (FPT), Dec 2016."},{"key":"e_1_3_2_1_12_1","first-page":"242","volume-title":"Journal of Information Processing","volume":"17","author":"Hara Y.","year":"2008","unstructured":"Y. Hara , H. Tomiyama , S. Honda , and H. Takada . Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-Based High-Level Synthesis . Journal of Information Processing , Vol. 17 , pages 242 -- 254 , Oct 2008 . Y. Hara, H. Tomiyama, S. Honda, and H. Takada. Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-Based High-Level Synthesis. Journal of Information Processing, Vol. 17, pages 242--254, Oct 2008."},{"key":"e_1_3_2_1_13_1","volume-title":"Learning Multiple Layers of Features from Tiny Images. Technical report","author":"Krizhevsky A.","year":"2009","unstructured":"A. Krizhevsky and G. Hinton . Learning Multiple Layers of Features from Tiny Images. Technical report , University of Toronto , Apr 2009 . A. Krizhevsky and G. Hinton. Learning Multiple Layers of Features from Tiny Images. Technical report, University of Toronto, Apr 2009."},{"key":"e_1_3_2_1_14_1","unstructured":"Y. LeCun. The MNIST Database of Handwritten Digits. http:\/\/yann. lecun. com\/exdb\/mnist\/ Dec 2017.  Y. LeCun. The MNIST Database of Handwritten Digits. http:\/\/yann. lecun. com\/exdb\/mnist\/ Dec 2017."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/649057"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2664067"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847274"},{"key":"e_1_3_2_1_18_1","volume-title":"Conf. on Computer Vision (ICCV)","author":"Lowe D. G.","year":"1999","unstructured":"D. G. Lowe . Object Recognition from Local Scale-Invariant Features . Int'l Conf. on Computer Vision (ICCV) , Oct 1999 . D. G. Lowe. Object Recognition from Local Scale-Invariant Features. Int'l Conf. on Computer Vision (ICCV), Oct 1999."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021736"},{"key":"e_1_3_2_1_20_1","volume-title":"Machine Learning: A Probabilistic Perspective","author":"Murphy K. P.","year":"2012","unstructured":"K. P. Murphy . Machine Learning: A Probabilistic Perspective . MIT Press , 2012 . K. P. Murphy. Machine Learning: A Probabilistic Perspective. MIT Press, 2012."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/378456.378457"},{"key":"e_1_3_2_1_22_1","unstructured":"L.-N. Pouchet. Polybench: The Polyhedral Benchmark Suite. http:\/\/www. cs. ucla. edu\/pouchet\/software\/polybench Dec 2017.  L.-N. Pouchet. Polybench: The Polyhedral Benchmark Suite. http:\/\/www. cs. ucla. edu\/pouchet\/software\/polybench Dec 2017."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"e_1_3_2_1_24_1","volume-title":"Oct","author":"Reagen B.","year":"2014","unstructured":"B. Reagen , R. Adolf , Y. S. Shao , G.-Y. Wei , and D. Brooks . Machsuite: Benchmarks for Accelerator Design and Customized Architectures. Int'l Symp. on Workload Characterization (IISWC) , Oct 2014 . B. Reagen, R. Adolf, Y. S. Shao, G.-Y. Wei, and D. Brooks. Machsuite: Benchmarks for Accelerator Design and Customized Architectures. Int'l Symp. on Workload Characterization (IISWC), Oct 2014."},{"key":"e_1_3_2_1_25_1","volume-title":"Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures. Int'l Symp. on Computer Architecture (ISCA)","author":"Shao Y. S.","year":"2014","unstructured":"Y. S. Shao , B. Reagen , G.-Y. Wei , and D. Brooks . Aladdin: A Pre-RTL , Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures. Int'l Symp. on Computer Architecture (ISCA) , Jun 2014 . Y. S. Shao, B. Reagen, G.-Y. Wei, and D. Brooks. Aladdin: A Pre-RTL, Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures. Int'l Symp. on Computer Architecture (ISCA), Jun 2014."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021753"},{"key":"e_1_3_2_1_27_1","volume-title":"Apr","author":"The Apache Software Foundation. Public Corp","year":"2017","unstructured":"The Apache Software Foundation. Public Corp us. http:\/\/spamassassin. apache. org\/old\/publiccorpus\/ , Apr 2017 . The Apache Software Foundation. Public Corpus. http:\/\/spamassassin. apache. org\/old\/publiccorpus\/, Apr 2017."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-005-6644-8"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062251"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554780"},{"key":"e_1_3_2_1_32_1","volume-title":"Mar","author":"Wang Z.","year":"2016","unstructured":"Z. Wang , B. He , W. Zhang , and S. Jiang . A Performance Analysis Framework for Optimizing OpenCL Applications on FPGAs. Int'l Symp. on High Performance Computer Architecture (HPCA) , Mar 2016 . Z. Wang, B. He, W. Zhang, and S. Jiang. A Performance Analysis Framework for Optimizing OpenCL Applications on FPGAs. Int'l Symp. on High Performance Computer Architecture (HPCA), Mar 2016."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.4304\/jmm.2.5.38-45"},{"key":"e_1_3_2_1_34_1","volume-title":"Workshops (IPDPSW)","author":"Yonekawa H.","year":"2017","unstructured":"H. Yonekawa and H. Nakahara . On-Chip Memory Based Binarized Convolutional Deep Neural Network Applying Batch Normalization Free Technique on an FPGA. Int'l Parallel and Distributed Processing Symp . Workshops (IPDPSW) , May 2017 . H. Yonekawa and H. Nakahara. On-Chip Memory Based Binarized Convolutional Deep Neural Network Applying Batch Normalization Free Technique on an FPGA. Int'l Parallel and Distributed Processing Symp. Workshops (IPDPSW), May 2017."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021727"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021698"},{"key":"e_1_3_2_1_38_1","volume-title":"Nov","author":"Zhang Z.","year":"2013","unstructured":"Z. Zhang and B. Liu . SDC-Based Modulo Scheduling for Pipeline Synthesis. Int'l Conf. on Computer-Aided Design (ICCAD) , Nov 2013 . Z. Zhang and B. Liu. SDC-Based Modulo Scheduling for Pipeline Synthesis. Int'l Conf. on Computer-Aided Design (ICCAD), Nov 2013."},{"key":"e_1_3_2_1_39_1","volume-title":"Nov","author":"Zhao J.","year":"2017","unstructured":"J. Zhao , L. Feng , S. Sharad , W. Zhang , Y. Liang , and B. He . COMBA: A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications. Int'l Conf. on Computer-Aided Design (ICCAD) , Nov 2017 . J. Zhao, L. Feng, S. Sharad, W. Zhang, Y. Liang, and B. He. COMBA: A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications. Int'l Conf. on Computer-Aided Design (ICCAD), Nov 2017."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898040"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021734"},{"key":"e_1_3_2_1_43_1","volume-title":"Proc. of the 8th Int. Conf. on Hardware\/Software Codesign and System Synthesis (CODES","author":"Zuo W.","unstructured":"W. Zuo , P. Li , D. Chen , L.-N. Pouchet , S. Zhong , and J. Cong . Improving Polyhedral Code Generation for High-Level Synthesis . Proc. of the 8th Int. Conf. on Hardware\/Software Codesign and System Synthesis (CODES W. Zuo, P. Li, D. Chen, L.-N. Pouchet, S. Zhong, and J. Cong. Improving Polyhedral Code Generation for High-Level Synthesis. Proc. of the 8th Int. Conf. on Hardware\/Software Codesign and System Synthesis (CODES"},{"key":"e_1_3_2_1_44_1","unstructured":"ISSS) Sep\/Oct 2013.  ISSS) Sep\/Oct 2013."}],"event":{"name":"FPGA '18: The 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Monterey CALIFORNIA USA","acronym":"FPGA '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174255","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3174243.3174255","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3174243.3174255","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:55Z","timestamp":1750208935000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174255"}},"subtitle":["A Realistic High-Level Synthesis Benchmark Suite for Software Programmable FPGAs"],"short-title":[],"issued":{"date-parts":[[2018,2,15]]},"references-count":44,"alternative-id":["10.1145\/3174243.3174255","10.1145\/3174243"],"URL":"https:\/\/doi.org\/10.1145\/3174243.3174255","relation":{},"subject":[],"published":{"date-parts":[[2018,2,15]]},"assertion":[{"value":"2018-02-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}