{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,13]],"date-time":"2025-09-13T16:38:12Z","timestamp":1757781492629,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T00:00:00Z","timestamp":1518652800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1319884","1553056"],"award-info":[{"award-number":["1319884","1553056"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,2,15]]},"DOI":"10.1145\/3174243.3174256","type":"proceedings-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T16:12:59Z","timestamp":1519402379000},"page":"41-50","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Architecture and Circuit Design of an All-Spintronic FPGA"],"prefix":"10.1145","author":[{"given":"Stephen M.","family":"Williams","sequence":"first","affiliation":[{"name":"University of Central Florida, Oviedo, FL, USA"}]},{"given":"Mingjie","family":"Lin","sequence":"additional","affiliation":[{"name":"University of Central Florida, Oviedo, FL, USA"}]}],"member":"320","published-online":{"date-parts":[[2018,2,15]]},"reference":[{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4869828"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4913279"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2312177"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2633966"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021750"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Heewon Joung Iljung Yoon and Jooheung Lee. 2016. Zynq-Based Reconfigurable System for Real-Time Edge Detection of Noisy Video Sequences. 2016 (12 2016).  Heewon Joung Iljung Yoon and Jooheung Lee. 2016. Zynq-Based Reconfigurable System for Real-Time Edge Detection of Noisy Video Sequences. 2016 (12 2016).","DOI":"10.1155\/2016\/2654059"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/47\/40\/405003"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120984"},{"key":"e_1_3_2_1_11_1","unstructured":"Sasikanth Manipatruni Dmitri Nikonov and Ian A. Young. 2012. Material Targets for Scaling All Spin Logic. 5 (12 2012).  Sasikanth Manipatruni Dmitri Nikonov and Ian A. Young. 2012. Material Targets for Scaling All Spin Logic. 5 (12 2012)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Sasikanth Manipatruni Dmitri Nikonov and Ian A. Young. 2013. Voltage and Energy-Delay Performance of Giant Spin Hall Effect Switching for Magnetic Memory and Logic. 7 (01 2013).  Sasikanth Manipatruni Dmitri Nikonov and Ian A. Young. 2013. Voltage and Energy-Delay Performance of Giant Spin Hall Effect Switching for Magnetic Memory and Logic. 7 (01 2013).","DOI":"10.7567\/APEX.7.103001"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.98.187202"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228446"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145715"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2015.2509963"},{"volume-title":"2016 International Conference on Field-Programmable Technology (FPT). 20--27","author":"Qi H.","key":"e_1_3_2_1_17_1"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2625749"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554791"}],"event":{"name":"FPGA '18: The 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey CALIFORNIA USA","acronym":"FPGA '18"},"container-title":["Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174256","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3174243.3174256","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3174243.3174256","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:55Z","timestamp":1750208935000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174256"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,15]]},"references-count":18,"alternative-id":["10.1145\/3174243.3174256","10.1145\/3174243"],"URL":"https:\/\/doi.org\/10.1145\/3174243.3174256","relation":{},"subject":[],"published":{"date-parts":[[2018,2,15]]},"assertion":[{"value":"2018-02-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}