{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T14:00:55Z","timestamp":1772892055101,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T00:00:00Z","timestamp":1518652800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,2,15]]},"DOI":"10.1145\/3174243.3174266","type":"proceedings-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T16:12:59Z","timestamp":1519402379000},"page":"31-40","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":120,"title":["A Lightweight YOLOv2"],"prefix":"10.1145","author":[{"given":"Hiroki","family":"Nakahara","sequence":"first","affiliation":[{"name":"Tokyo Institute of Technology, Tokyo, Japan"}]},{"given":"Haruyoshi","family":"Yonekawa","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology, Tokyo, Japan"}]},{"given":"Tomoya","family":"Fujii","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology, Tokyo, Japan"}]},{"given":"Shimpei","family":"Sato","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology, Tokyo, Japan"}]}],"member":"320","published-online":{"date-parts":[[2018,2,15]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-88682-2_2"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.784091"},{"key":"e_1_3_2_1_3_1","unstructured":"A. P. Boucle A. Bourge F. Petrot H. Alemdar N. Caldwell and V. Leroy \"Scalable High-Performance Architecture for Convolutional Ternary Neural Networks on FPGA \" FPL 2017.  A. P. Boucle A. Bourge F. Petrot H. Alemdar N. Caldwell and V. Leroy \"Scalable High-Performance Architecture for Convolutional Ternary Neural Networks on FPGA \" FPL 2017."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022627411411"},{"key":"e_1_3_2_1_5_1","volume-title":"Mar., 2016, http:\/\/arxiv.org\/pdf\/1602","author":"Courbariaux M."},{"key":"e_1_3_2_1_6_1","first-page":"293","article-title":"Exact simplification of support vector solutions","volume":"2","author":"Downs T.","year":"2001","journal-title":"Journal of Machine Learning Research"},{"key":"e_1_3_2_1_7_1","first-page":"155","volume-title":"NIPS 1996","author":"Drucker H.","year":"1997"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.276"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2009.167"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.169"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.81"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"K. He X. Zhang S. Ren and J. Sun \"Deep residual learning for image recognition \" arXiv preprint arXiv:1512.03385 2015.  K. He X. Zhang S. Ren and J. Sun \"Deep residual learning for image recognition \" arXiv preprint arXiv:1512.03385 2015.","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"K. He X. Zhang S. Ren and J. Sun \"Spatial pyramid pooling in deep convolutional networks for visual recognition \" In: ECCV 2014.  K. He X. Zhang S. Ren and J. Sun \"Spatial pyramid pooling in deep convolutional networks for visual recognition \" In: ECCV 2014.","DOI":"10.1007\/978-3-319-10578-9_23"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"J. Redmon and A. Farhadi \"YOLO9000: Better Faster Stronger \" arXiv preprint arXiv:1612.08242 2016.  J. Redmon and A. Farhadi \"YOLO9000: Better Faster Stronger \" arXiv preprint arXiv:1612.08242 2016.","DOI":"10.1109\/CVPR.2017.690"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"W. Liu D. Anguelov D. Erhan C. Szegedy S. Reed C.. Y. Fu and A. C. Berg \"SSD: Single Shot MultiBox Detector \" In: ECCV 2016.  W. Liu D. Anguelov D. Erhan C. Szegedy S. Reed C.. Y. Fu and A. C. Berg \"SSD: Single Shot MultiBox Detector \" In: ECCV 2016.","DOI":"10.1007\/978-3-319-46448-0_2"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Y. Ma Y. Cao S. Vrudhula and J. Seo \"An Automatic RTL Compiler for High-Throughput FPGA Implementation of Diverse Deep Convolutional Neural Networks \" FPL 2017.  Y. Ma Y. Cao S. Vrudhula and J. Seo \"An Automatic RTL Compiler for High-Throughput FPGA Implementation of Diverse Deep Convolutional Neural Networks \" FPL 2017.","DOI":"10.23919\/FPL.2017.8056824"},{"key":"e_1_3_2_1_17_1","first-page":"282","article-title":"On-Line Support Vector Machine Regression","author":"Martin M.","year":"2002","journal-title":"ECML"},{"key":"e_1_3_2_1_18_1","first-page":"807","article-title":"Rectified linear units improve restricted Boltzmann machines","author":"Nair V.","year":"2010","journal-title":"Int'l Conf. on Machine Learning (ICML)"},{"key":"e_1_3_2_1_19_1","first-page":"1","article-title":"Accelerating Binarized Neural Networks: Comparison of FPGA, CPU, GPU, and ASIC","author":"Nurvitadhi E.","year":"2016","journal-title":"FPT"},{"key":"e_1_3_2_1_20_1","unstructured":"The PASCAL Visual Object Classes 2007: http:\/\/host.robots.ox.ac.uk\/pascal\/VOC\/  The PASCAL Visual Object Classes 2007: http:\/\/host.robots.ox.ac.uk\/pascal\/VOC\/"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"e_1_3_2_1_22_1","unstructured":"M. Rastegari V. Ordonez J. Redmon and A. Farhadi \"XNORNet: ImageNet Classification Using Binary Convolutional Neural Networks \" https:\/\/arxiv.org\/pdf\/1603.05279.pdf  M. Rastegari V. Ordonez J. Redmon and A. Farhadi \"XNORNet: ImageNet Classification Using Binary Convolutional Neural Networks \" https:\/\/arxiv.org\/pdf\/1603.05279.pdf"},{"key":"e_1_3_2_1_23_1","unstructured":"S. Ren K. He R. Girshick and J. Sun \"Faster R-CNN: Towards real-time object detection with region proposal networks \" arXiv preprint arXiv:1506.01497 2015.  S. Ren K. He R. Girshick and J. Sun \"Faster R-CNN: Towards real-time object detection with region proposal networks \" arXiv preprint arXiv:1506.01497 2015."},{"key":"e_1_3_2_1_24_1","unstructured":"I. Sergey and S. Christian \"Batch normalization: Accelerating deep network training by reducing internal covariate shift \" 2015.  I. Sergey and S. Christian \"Batch normalization: Accelerating deep network training by reducing internal covariate shift \" 2015."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"S. Venieris and C. Bouganis \"Latency-Driven Design for FPGAbased Convolutional Neural Networks \" FPL 2017.  S. Venieris and C. Bouganis \"Latency-Driven Design for FPGAbased Convolutional Neural Networks \" FPL 2017.","DOI":"10.23919\/FPL.2017.8056828"},{"key":"e_1_3_2_1_26_1","unstructured":"K. Simonyan and A. Zisserman \"Very deep convolutional networks for large-scale image recognition \" ICLR 2015.  K. Simonyan and A. Zisserman \"Very deep convolutional networks for large-scale image recognition \" ICLR 2015."},{"key":"e_1_3_2_1_27_1","unstructured":"C. Szegedy S. Reed D. Erhan and D. Anguelov \"Scalable highquality object detection \" arXiv preprint arXiv:1412.1441 2015.  C. Szegedy S. Reed D. Erhan and D. Anguelov \"Scalable highquality object detection \" arXiv preprint arXiv:1412.1441 2015."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"key":"e_1_3_2_1_30_1","unstructured":"S. Zhou Y. Wu Z. Ni X. Zhou H. Wen and Y. Zou \"DoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients \" http:\/\/arxiv.org\/pdf\/1606.06160v2.pdf  S. Zhou Y. Wu Z. Ni X. Zhou H. Wen and Y. Zou \"DoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients \" http:\/\/arxiv.org\/pdf\/1606.06160v2.pdf"}],"event":{"name":"FPGA '18: The 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Monterey CALIFORNIA USA","acronym":"FPGA '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174266","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3174243.3174266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:33Z","timestamp":1750212693000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174266"}},"subtitle":["A Binarized CNN with A Parallel Support Vector Regression for an FPGA"],"short-title":[],"issued":{"date-parts":[[2018,2,15]]},"references-count":30,"alternative-id":["10.1145\/3174243.3174266","10.1145\/3174243"],"URL":"https:\/\/doi.org\/10.1145\/3174243.3174266","relation":{},"subject":[],"published":{"date-parts":[[2018,2,15]]},"assertion":[{"value":"2018-02-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}