{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:34:51Z","timestamp":1750221291655,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T00:00:00Z","timestamp":1518652800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,2,15]]},"DOI":"10.1145\/3174243.3174269","type":"proceedings-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T16:12:59Z","timestamp":1519402379000},"page":"87-96","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["A Full-System VM-HDL Co-Simulation Framework for Servers with PCIe-Connected FPGAs"],"prefix":"10.1145","author":[{"given":"Shenghsun","family":"Cho","sequence":"first","affiliation":[{"name":"Stony Brook University, Stony Brook, NY, USA"}]},{"given":"Mrunal","family":"Patel","sequence":"additional","affiliation":[{"name":"Stony Brook University, Stony Brook, NY, USA"}]},{"given":"Han","family":"Chen","sequence":"additional","affiliation":[{"name":"Stony Brook University, Stony Brook, NY, USA"}]},{"given":"Michael","family":"Ferdman","sequence":"additional","affiliation":[{"name":"Stony Brook University, Stony Brook, NY, USA"}]},{"given":"Peter","family":"Milder","sequence":"additional","affiliation":[{"name":"Stony Brook University, Stony Brook, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2018,2,15]]},"reference":[{"unstructured":"Altera. 2017. Quartus Prime Standard Edition Handbook.  Altera. 2017. Quartus Prime Standard Edition Handbook.","key":"e_1_3_2_1_1_1"},{"unstructured":"Amazon 2017. Amazon EC2 F1 FPGA Instances. (2017). https:\/\/aws.amazon.com\/ ec2\/instance-types\/f1  Amazon 2017. Amazon EC2 F1 FPGA Instances. (2017). https:\/\/aws.amazon.com\/ ec2\/instance-types\/f1","key":"e_1_3_2_1_2_1"},{"unstructured":"Amazon 2017. Amazon EC2 F1 FPGA Simulation Environment. (2017). https:\/\/github.com\/aws\/aws-fpga\/blob\/master\/hdk\/docs\/RTL_Simulating_CL_ Designs.md  Amazon 2017. Amazon EC2 F1 FPGA Simulation Environment. (2017). https:\/\/github.com\/aws\/aws-fpga\/blob\/master\/hdk\/docs\/RTL_Simulating_CL_ Designs.md","key":"e_1_3_2_1_3_1"},{"volume-title":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1--13","author":"Caulfield A. M.","key":"e_1_3_2_1_4_1"},{"unstructured":"Intel 2015. Intel OpenCL for FPGA. (2015). https:\/\/www.altera.com\/products\/ design-software\/embedded-software-developers\/opencl\/overview.html  Intel 2015. Intel OpenCL for FPGA. (2015). https:\/\/www.altera.com\/products\/ design-software\/embedded-software-developers\/opencl\/overview.html","key":"e_1_3_2_1_5_1"},{"unstructured":"Intel 2016. Intel-Altera Heterogeneous Architecture Research Platform Program. (2016). https:\/\/cpufpga.files.wordpress.com\/2016\/04\/harp_isca_2016_final.pdf  Intel 2016. Intel-Altera Heterogeneous Architecture Research Platform Program. (2016). https:\/\/cpufpga.files.wordpress.com\/2016\/04\/harp_isca_2016_final.pdf","key":"e_1_3_2_1_6_1"},{"unstructured":"Intel 2017. Intel AFU Simulation Environment. (2017). https:\/\/opae.github.io\/ docs\/ase_userguide\/ase_userguide.html  Intel 2017. Intel AFU Simulation Environment. (2017). https:\/\/opae.github.io\/ docs\/ase_userguide\/ase_userguide.html","key":"e_1_3_2_1_7_1"},{"unstructured":"KVM 2016. Kernel Virtual Machine (KVM). (2016). https:\/\/www.linux-kvm.org\/  KVM 2016. Kernel Virtual Machine (KVM). (2016). https:\/\/www.linux-kvm.org\/","key":"e_1_3_2_1_8_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/IAS.2009.253"},{"unstructured":"Mentor Seamless 2016. Mentor Seamless. (2016). https:\/\/www.mentor.com\/ products\/fv\/seamless\/  Mentor Seamless 2016. Mentor Seamless. (2016). https:\/\/www.mentor.com\/ products\/fv\/seamless\/","key":"e_1_3_2_1_10_1"},{"volume-title":"Mixed SW\/SystemC SoC Emulation Framework. In 2007 IEEE International Symposium on Industrial Electronics. 2338--2341","author":"Monton M.","key":"e_1_3_2_1_11_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.5555\/2665671.2665678"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/ReConFig.2008.10"},{"volume-title":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems. 3877--3880","author":"Shen S. T.","key":"e_1_3_2_1_14_1"},{"unstructured":"VPCIe 2013. vpcie: virtual PCIE devices. (2013). https:\/\/github.com\/texane\/vpcie  VPCIe 2013. vpcie: virtual PCIE devices. (2013). https:\/\/github.com\/texane\/vpcie","key":"e_1_3_2_1_15_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1109\/VDAT.2009.5158169"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1109\/MM.2006.79"},{"unstructured":"Xilinx 2015. Xilinx SDAccel Development Environment. (2015). https:\/\/www. xilinx.com\/products\/design-tools\/software-zone\/sdaccel.html  Xilinx 2015. Xilinx SDAccel Development Environment. (2015). https:\/\/www. xilinx.com\/products\/design-tools\/software-zone\/sdaccel.html","key":"e_1_3_2_1_18_1"},{"unstructured":"Xilinx 2016. Xilinx Virtex UltraScale+ FPGA VCU118 Evaluation Kit. (2016). https:\/\/www.xilinx.com\/products\/boards-and-kits\/vcu118.html  Xilinx 2016. Xilinx Virtex UltraScale+ FPGA VCU118 Evaluation Kit. (2016). https:\/\/www.xilinx.com\/products\/boards-and-kits\/vcu118.html","key":"e_1_3_2_1_19_1"},{"unstructured":"Xilinx 2017. Integrated Logic Analyzer (ILA). (2017). https:\/\/www.xilinx.com\/ products\/intellectual-property\/ila.html  Xilinx 2017. Integrated Logic Analyzer (ILA). (2017). https:\/\/www.xilinx.com\/ products\/intellectual-property\/ila.html","key":"e_1_3_2_1_20_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1016\/j.sysarc.2012.02.002"},{"unstructured":"ZeroMQ 2017. ZeroMQ. (2017). http:\/\/zeromq.org  ZeroMQ 2017. ZeroMQ. (2017). http:\/\/zeromq.org","key":"e_1_3_2_1_22_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1109\/MM.2014.61"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1145\/2854150"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"acronym":"FPGA '18","name":"FPGA '18: The 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Monterey CALIFORNIA USA"},"container-title":["Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174269","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3174243.3174269","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:33Z","timestamp":1750212693000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174269"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,15]]},"references-count":24,"alternative-id":["10.1145\/3174243.3174269","10.1145\/3174243"],"URL":"https:\/\/doi.org\/10.1145\/3174243.3174269","relation":{},"subject":[],"published":{"date-parts":[[2018,2,15]]},"assertion":[{"value":"2018-02-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}