{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T15:29:46Z","timestamp":1775662186713,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T00:00:00Z","timestamp":1518652800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,2,15]]},"DOI":"10.1145\/3174243.3174272","type":"proceedings-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T16:12:59Z","timestamp":1519402379000},"page":"61-66","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":35,"title":["Improving FPGA Performance with a S44 LUT Structure"],"prefix":"10.1145","author":[{"given":"Wenyi","family":"Feng","sequence":"first","affiliation":[{"name":"Microsemi Corporation SOC Products Group, San Jose, CA, USA"}]},{"given":"Jonathan","family":"Greene","sequence":"additional","affiliation":[{"name":"Microsemi Corporation SOC Products Group, San Jose, CA, USA"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2018,2,15]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Microsemi SoC products group (formerly Actel). http:\/\/www.microsemi.com\/products\/fpga-soc.  Microsemi SoC products group (formerly Actel). http:\/\/www.microsemi.com\/products\/fpga-soc."},{"key":"e_1_3_2_1_2_1","unstructured":"Intel FPGA and SoC (formerly Altera). http:\/\/www.altera.com.  Intel FPGA and SoC (formerly Altera). http:\/\/www.altera.com."},{"key":"e_1_3_2_1_3_1","unstructured":"Lattice Semiconductor Corp. http:\/\/www.latticesemi.com.  Lattice Semiconductor Corp. http:\/\/www.latticesemi.com."},{"key":"e_1_3_2_1_4_1","unstructured":"Xilinx Corp. http:\/\/www.xilinx.com.  Xilinx Corp. http:\/\/www.xilinx.com."},{"key":"e_1_3_2_1_5_1","unstructured":"PolarFire FPGA Fabric User Guide downloadable from https:\/\/www.microsemi.com\/products\/fpga-soc\/fpga\/polarfirefpga#documentation  PolarFire FPGA Fabric User Guide downloadable from https:\/\/www.microsemi.com\/products\/fpga-soc\/fpga\/polarfirefpga#documentation"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/553523"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"e_1_3_2_1_8_1","volume-title":"Master Thesis","author":"Ahmed E.","year":"2001","unstructured":"E. Ahmed , The effect of logic granurality on deep-submicron FPGA performance and density , Master Thesis , Univ. of Toronto , 2001 . E. Ahmed, The effect of logic granurality on deep-submicron FPGA performance and density, Master Thesis, Univ. of Toronto, 2001."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1575774.1575777"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"e_1_3_2_1_12_1","first-page":"1579","article-title":"Mapping into LUT structures","author":"Ray S.","year":"2012","unstructured":"S. Ray , , Mapping into LUT structures , DATE 2012 , pp. 1579 - 1584 . S. Ray, et al., Mapping into LUT structures, DATE 2012, pp. 1579- 1584.","journal-title":"DATE"},{"key":"e_1_3_2_1_13_1","first-page":"84","volume-title":"IWLS","author":"Mishchenko A.","year":"2012","unstructured":"A. Mishchenko , LUT structure for delay: cluster or cascade , IWLS 2012 , pp. 84 -- 88 . A. Mishchenko, LUT structure for delay: cluster or cascade, IWLS 2012, pp. 84--88."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1326073.1326147"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534924"},{"key":"e_1_3_2_1_16_1","unstructured":"Berkeley Logic Synthesis and Verification Group ABC: A System for Sequential Synthesis and Verification. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/  Berkeley Logic Synthesis and Verification Group ABC: A System for Sequential Synthesis and Verification. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950434"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508165"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"e_1_3_2_1_21_1","volume-title":"Moore's Law at 50: Are we planning for retirement?","author":"Yeric G.","year":"2015","unstructured":"G. Yeric , Moore's Law at 50: Are we planning for retirement? , IEEE Int'l Electron Devices Meeting , 2015 . G. Yeric, Moore's Law at 50: Are we planning for retirement?, IEEE Int'l Electron Devices Meeting, 2015."}],"event":{"name":"FPGA '18: The 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Monterey CALIFORNIA USA","acronym":"FPGA '18","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174272","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3174243.3174272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:11:33Z","timestamp":1750212693000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3174243.3174272"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,15]]},"references-count":20,"alternative-id":["10.1145\/3174243.3174272","10.1145\/3174243"],"URL":"https:\/\/doi.org\/10.1145\/3174243.3174272","relation":{},"subject":[],"published":{"date-parts":[[2018,2,15]]},"assertion":[{"value":"2018-02-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}